System and method for calibrating damping factor or analog PLL
AssigneeInternational Business Machines Corporation
InventorsJohn Edwin Gersbach, Masayuki Hayashi
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsJohn Edwin Gersbach, Masayuki Hayashi
Estimating the term…
Calibration systems and techniques for analog phase-lock loops (PLLs) providing the capability to dynamically maintain a constant damping factor. Damping factor is calibrated by automatically setting a reference bias current I.sub.r to the PLL's charge pump such that the charge current I.sub.c output therefrom maintains the desired PLL damping characteristic. The technique presented involves selecting a known first frequency F.sub.1 and allowing the PLL circuit to reach steady state, after which a known second frequency F.sub.2 is applied and the PLL circuit is monitored to determine whether steady state at this second frequency F.sub.2 is accomplished within a predetermined target time T.sub.x, which corresponds to the desired damping factor. The determination of whether lock occurs within the target time T.sub.x is then employed to automatically setting the reference current I.sub.r.
A calibration system for a phase-locked loop (PLL) circuit having a plurality of components, said components including a phase comparator connected to a charge pump which receives a reference current I.sub.r and outputs therefrom proportionately to the reference current I.sub.r charge current I.sub.c to a filter which provides a control voltage V.sub.c to a voltage controlled oscillator (VCO) that provides an output frequency F.sub.0, the PLL circuit having a damping factor .delta. which is a function of the charge current I.sub.c, said calibration system being responsive to a calibration enable signal `CAL`, at least one component of said plurality of components having a component value within a predefined tolerance, said calibration system comprising:
An integrated phase-locked loop (PLL) and calibration system responsive to a calibration enable signal `CAL` for maintaining a damping factor .delta. of the PLL at a constant value, said integrated system comprising:
A method for calibrating a phase-locked loop (PLL) circuit in response to a calibration enable signal `CAL`, the PLL circuit having a plurality of components including a phase comparator coupled to a charge pump which receives a reference current I.sub.r and outputs therefrom a proportional source/sink charge current I.sub.c to a filter which provides a control voltage V.sub.c to a voltage controlled oscillator (VCO) that outputs a frequency signal F.sub.0, the PLL circuit having a damping factor .delta. which is a function of the charge current I.sub.c, at least one component of said plurality of components having a component value within a predefined tolerance, said calibrating method comprising the steps of:
Dependencies are inferred from the claim text.