Back to results
US 5,664,162 AGranted
Graphics accelerator with dual memory controllers
AssigneeCirrus Logic, Inc.
InventorThomas Anthony Dye
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeCirrus Logic, Inc.
InventorThomas Anthony Dye
Estimating the term…
A processor having two separate and relatively independent memory controllers to achieve a dual interface architecture. A first memory controller is coupled to the host interface for retrieving data and instructions and a second memory controller is coupled to an independent local bus for interfacing with a frame buffer memory. A depth buffer may also be coupled to the local bus if desired. Address multiplexor logic is preferably included to allow either memory controller to address either external bus. Multiplexor and buffer logic is also preferably included to allow data transfer in either direction. Preferably, the processor is a graphics processor and both memory controllers are programmable for different addressing formats, such as linear and X/Y in the preferred embodiment. In this manner, data is transferred from host to local memories, and vice versa, in any desired format without delays due to memory controller reconfiguration. Data transfers from one location to another within a single memory, such as window moves within the frame buffer, are achieved much faster. Dual memory controllers allow command or instruction prefetching during execution of a previous command. More sophisticated graphics functions, such as texture mapping and data alignment, are also performed much faster and more efficiently.
A processor for coupling to first and second independent buses, the first and second buses each having address and data portions, said processor comprising:
A graphics system, comprising:
A computer system, comprising:
Dependencies are inferred from the claim text.