US 5,646,959 AGranted

Terminal adapter capable of reducing a memory capacity of a buffer memory

AssigneeNEC Corporation

InventorYoshiyuki Kamishima

Life of this patent

Estimating the term…

Loading patent…

Abstract

In a terminal adapter which is located between a data terminal equipment unit (11) and a data communication network (12) and which includes a buffer memory (22, 27) for memorizing an original data signal sequence sent from each of the data terminal equipment unit and the data communication network, the original data signal sequence is subjected to data compression by a data compression circuit to be thereafter memorized into the buffer memory and to be read out of the buffer memory as a readout data signal sequence. The readout data signal sequence is expanded by a data expansion circuit (32, 35) to be sent to the data terminal equipment unit or the data communication network at a transmission rate matched therewith. The data compression may be executed by the use of an LZ method, a modified LZ method, such as LZW, LZSS, or the like.

Claims22

Dependent claims

A terminal adapter located between a data terminal equipment unit and a data communication network, said terminal adapter being operable to receive a sequence of first data Signals at a first transmission rate from said data terminal equipment unit to transmit a sequence of first network data Signals to said data communication network at a second transmission rate greater than said first transmission rate, said terminal adapter comprising:

a preprocessing circuit supplied with said first data Signal sequence for preprocessing said first data signal sequence into a sequence of first preprocessed signals;
signal compression means for compressing said first preprocessing signal sequence into a sequence of compressed signals in accordance with a predetermined compression algorithm;
a buffer memory for memorizing said compressed signal sequence;
controllable signal expansion means coupled to said buffer memory for expanding said compressed signal sequence read out of said buffer memory to produce a sequence of expanded signals at said second transmission rate;
and
a post-processing circuit supplied with said expanded signal sequence for post-processing said expanded signal sequence to produce a sequence of first post-processed signals as said first network data signal sequence;
said signal compression means including:
a detecting circuit supplied with said first preprocessed signal sequence for detecting whether or not said first preprocessed signal sequence is subjected to compression and expansion, to produce a compression indication signal and an expansion indication signal when said first preprocessed signal sequence is to be compressed and expanded, respectively;
and
a signal compression circuit supplied with said first preprocessed signal sequence and said compression indication signal for compressing said first preprocessed signal sequence in accordance with said predetermined compression algorithm to produce said compressed signal sequence when the compression indication signal is given from said detection circuit to said signal compression circuit;
said signal expansion means being supplied with said expansion indication signal and the readout compressed signal sequence to produce said expanded signal sequence in response to said expansion indication signal.

8 more elements

A terminal adapter located between a data terminal equipment unit and a data communication network, said terminal adapter being operable to receive a sequence of network data signals at a network transmission rate from the data communication network to transmit a sequence of terminal data signals at a terminal transmission rate slower than said network transmission rate, said terminal adapter comprising:

a preprocessing circuit supplied with said network data signal sequence for preprocessing said network data signal sequence into a sequence of preprocessed signals having said network transmission rate;
signal compression means for compressing said preprocessed signal sequence into a sequence of compressed signals in accordance with a predetermined compression algorithm;
a buffer memory for memorizing said compressed signal sequence;
controllable signal expansion means coupled to said buffer memory for expanding said compressed signal sequence read out of said buffer memory to produce a sequence of expanded signal sequences at said terminal transmission rate;
and
a post-processing circuit supplied with said expanded signal sequence for post-processing said expanded signal sequence to produce a sequence of post-processed signals as said terminal data signal sequence;
said signal compression means including:
a detecting circuit supplied with said preprocessed signal sequence for detecting whether or not said preprocessed signal sequence is subjected to compression and expansion, to produce a compression indication signal and an expansion indication signal when said preprocessed signal sequence is to be compressed and expanded, respectively;
and
a signal compression circuit supplied with said first preprocessed signal sequence and said compression indication signal for compressing said preprocessed signal sequence in accordance with said predetermined compression algorithm to produce said compressed signal sequence when the compression indication signal is given from said detection circuit to said signal compression circuit;
said signal expansion means being supplied with said expansion indication signal and the readout compressed signal sequence to produce said expanded signal sequence in response to said expansion indication signal.

8 more elements

A terminal adapter located between a data terminal equipment unit and a data communication network, said terminal adapter being operable to receive a sequence of first terminal data signals at a first transmission rate from said data terminal equipment unit to transmit a sequence of first network data signals to said data communication network at a second transmission rate greater than said first transmission rate, said terminal adapter being also operable to receive a sequence of second network data signals at said second transmission rate from said data communication network to transmit a sequence of second terminal data signals to said data terminal equipment unit at said first transmission rate, said terminal adapter comprising:

a first preprocessing circuit supplied with said first terminal data signal sequence for preprocessing said first terminal data signal sequence into a sequence of first preprocessed signals;
first signal compression means for compressing said first preprocessed signal sequence into a sequence of first compressed signals in accordance with a predetermined compression algorithm;
a first buffer memory for memorizing said first compressed signal sequence;
first controllable signal expansion means coupled to said first buffer memory for expanding said first compressed signal sequence read out of said first buffer memory to produce a sequence of first expanded signals at said second transmission rate;
and
a first post-processing circuit supplied with said first expanded signal sequence for post-processing said first expanded signal sequence to produce a sequence of first post-processed signals as said first network data signal sequence;
said terminal adapter further comprising:
a second preprocessing circuit supplied with said second network data signal sequence for preprocessing said second network data signal sequence into a sequence of second preprocessed signals;
second signal compression means for compressing said second preprocessed signal sequence into a sequence of second compressed signals;
a second buffer memory for memorizing said second compressed signal sequence;
second controllable signal expansion means coupled to said second buffer memory for expanding said second compressed signal sequence read out of said second buffer memory to produce a sequence of second expanded signal at the first transmission rate;
and
a second post-processing circuit supplied with said second expanded signal sequence for post-processing said second expanded signal sequence to produce a sequence of second post-processed signals as said second terminal data signal sequence;
said first signal compression means including:
a first detecting circuit supplied with said first preprocessed signal sequence for detecting whether or not said first preprocessed signal sequence is subjected to compression and expansion, to produce a first compression indication signal and a first expansion indication signal when said first preprocessed signal sequence is to be compressed and expanded, respectively;
and
a first signal compression circuit supplied with said first preprocessed signal sequence and said compression indication signal for compressing said first preprocessed signal sequence in accordance with said predetermined compression algorithm to produce said first compressed signal sequence when the compression indication signal is given from said detection circuit to said signal compression circuit;
said first controllable signal expansion means being supplied with said first expansion indication signal and the first readout compressed signal sequence to produce said first expanded signal sequence in response to said expansion indication signal;
said second signal compression means including:
a second detecting circuit supplied with said second preprocessed signal sequence for detecting whether or not said second preprocessed signal sequence is subjected to compression and expansion, to produce a second compression indication signal and a second expansion indication signal when said second preprocessed signal sequence is to be compressed and expanded, respectively;
and
a second signal compression circuit supplied with said second preprocessed signal sequence and said second compression indication signal for compressing said second preprocessed signal sequence in accordance with said predetermined compression algorithm to produce said second compressed signal sequence when the second compression indication signal is given from said second detection circuit to said second signal compression circuit;
said second controllable signal expansion means being supplied with said second expansion indication signal and the first readout compressed signal sequence to produce said second expanded signal sequence in response to said second expansion indication signal.

20 more elements

A terminal adapter located between a data terminal equipment unit and a data communication network, said terminal adapter being operable to receive a sequence of first data signals at a first transmission rate from said data terminal equipment unit to transmit a sequence of first network data signals to said data communication network at a second transmission rate greater than said first transmission rate, said terminal adapter comprising:

a preprocessing circuit supplied with said first data signal sequence for preprocessing said first data signal sequence into a sequence of first preprocessed signals;
a signal compressor for compressing said first preprocessing signal sequence into a sequence of compressed signals in accordance with a predetermined compression algorithm;
a buffer memory for memorizing said compressed signal sequence;
a controllable signal expander coupled to said buffer memory for expanding said compressed signal sequence read out of said buffer memory to produce a sequence of expanded signals at said second transmission rate;
and
a post-processing circuit supplied with said expanded signal sequence for post-processing said expanded signal sequence to produce a sequence of first post-processed signals as said first network data signal sequence;
said signal compressor including:
a detecting circuit supplied with said first preprocessed signal sequence for detecting whether or not said first preprocessed signal sequence is subjected to compression and expansion, to produce a compression indication signal and an expansion indication signal when said first preprocessed signal sequence is to be compressed and expanded, respectively;
and
a signal compression circuit supplied with said first preprocessed signal sequence and said compression indication signal for compressing said first preprocessed signal sequence in accordance with said predetermined compression algorithm to produce said compressed signal sequence when the compression indication signal is given from said detection circuit to said signal compression circuit;
said signal expander being supplied with said expansion indication signal and the readout compressed signal sequence to produce said expanded signal sequence in response to said expansion indication signal.

8 more elements

a preprocessing circuit supplied with said network data signal sequence for preprocessing said network data signal sequence into a sequence of preprocessed signals having said network transmission rate;
a signal compressor for compressing said preprocessed signal sequence into a sequence of compressed signals in accordance with a predetermined compression algorithm;
a buffer memory for memorizing said compressed signal sequence;
a controllable signal expander coupled to said buffer memory for expanding said compressed signal sequence read out of said buffer memory to produce a sequence of expanded signal sequences at said terminal transmission rate;
and
a post-processing circuit supplied with said expanded signal sequence for post-processing said expanded signal sequence to produce a sequence of post-processed signals as said terminal data signal sequence;
said signal compressor including:
a detecting circuit supplied with said preprocessed signal sequence for detecting whether or not said preprocessed signal sequence is subjected to compression and expansion, to produce a compression indication signal and an expansion indication signal when said preprocessed signal sequence is to be compressed and expanded, respectively;
and
a signal compression circuit supplied with said first preprocessed signal sequence and said compression indication signal for compressing said preprocessed signal sequence in accordance with said predetermined compression algorithm to produce said compressed signal sequence when the compression indication signal is given from said detection circuit to said signal compression circuit;
said signal expander being supplied with said expansion indication signal and the readout compressed signal sequence to produce said expanded signal sequence in response to said expansion indication signal.

8 more elements

a first preprocessing circuit supplied with said first terminal data signal sequence for preprocessing said first terminal data signal sequence into a sequence of first preprocessed signals;
a first signal compressor for compressing said first preprocessed signal sequence into a sequence of first compressed signals in accordance with a predetermined compression algorithm;
a first buffer memory for memorizing said first compressed signal sequence;
first controllable signal expander coupled to said first buffer memory for expanding said first compressed signal sequence read out of said first buffer memory to produce a sequence of first expanded signals at said second transmission rate;
and
a first post-processing circuit supplied with said first expanded signal sequence for post-processing said first expanded signal sequence to produce a sequence of first post-processed signals as said first network data signal sequence;
said terminal adapter further comprising:
a second preprocessing circuit supplied with said second network data signal sequence for preprocessing said second network data signal sequence into a sequence of second preprocessed signals;
a second signal compressor for compressing said second preprocessed signal sequence into a sequence of second compressed signals;
a second buffer memory for memorizing said second compressed signal sequence;
second controllable signal expander coupled to said second buffer memory for expanding said second compressed signal sequence read out of said second buffer memory to produce a sequence of second expanded signal at the first transmission rate;
and
a second post-processing circuit supplied with said second expanded signal sequence for post-processing said second expanded signal sequence to produce a sequence of second post-processed signals as said second terminal data signal sequence;
said first signal compressor including:
a first detecting circuit supplied with said first preprocessed signal sequence for detecting whether or not said first preprocessed signal sequence is subjected to compression and expansion, to produce a first compression indication signal and a first expansion indication signal when said first preprocessed signal sequence is to be compressed and expanded, respectively;
and
a first signal compression circuit supplied with said first preprocessed signal sequence and said compression indication signal for compressing said first preprocessed signal sequence in accordance with said predetermined compression algorithm to produce said first compressed signal sequence when the compression indication signal is given from said detection circuit to said signal compression circuit;
said first controllable signal expander being supplied with said first expansion indication signal and the first readout compressed signal sequence to produce said first expanded signal sequence in response to said expansion indication signal;
said second signal compressor including:
a second detecting circuit supplied with said second preprocessed signal sequence for detecting whether or not said second preprocessed signal sequence is subjected to compression and expansion, to produce a second compression indication signal and a second expansion indication signal when said second preprocessed signal sequence is to be compressed and expanded, respectively;
and
a second signal compression circuit supplied with said second preprocessed signal sequence and said second compression indication signal for compressing said second preprocessed signal sequence in accordance with said predetermined compression algorithm to produce said second compressed signal sequence when the second compression indication signal is given from said second detection circuit to said second signal compression circuit;
said second controllable signal expander being supplied with said second expansion indication signal and the first readout compressed signal sequence to produce said second expanded signal sequence in response to said second expansion indication signal.

20 more elements

Dependencies are inferred from the claim text.