Single chip network router
AssigneeLSI Logic Corporation
InventorsMichael D. Rostoker, D. Tony Stelliga
Life of this patent
Estimating the term…
Loading patent…
AssigneeLSI Logic Corporation
InventorsMichael D. Rostoker, D. Tony Stelliga
Estimating the term…
A single chip router for a multiplex communication network comprises a packet memory for storing data packets, a Reduced Instruction Set Computer (RISC) processor for converting the packets between a Local Area Network (LAN) protocol and a Wide Area Network (WAN) protocol, a LAN interface and a WAN interface. A Direct Memory Access (DMA) controller transfers packets transferring packets between the packet memory and the LAN and WAN interfaces. A packet attribute memory stores attributes of the data packets, and an attribute processor performs a non-linear hashing algorithm on an address of a packet being processed for accessing a corresponding attribute of said packet in the packet attribute memory. An address window filter identifies the address of a packet being processed by examining only a predetermined portion of said address, and can comprise a dynamic window filter or a static window filter.
A single chip router for a multiplex communication network, comprising:
A single chip router for a multiplex communication network, comprising:
A router, comprising:
A router, comprising:
Dependencies are inferred from the claim text.