Hardware control structure and method for off-chip monitoring entries of an on-chip cache
AssigneeIntegrated Device Technology, Inc.
InventorsPhilip A. Bourekas, Yeshayahu Mor, Scott Revak
Life of this patent
Estimating the term…
Abstract
A structure and a method for directing execution of instructions are provided in a microprocessor with an on-chip cache memory. In one embodiment, the microprocessor provides a debug mode, which is activated by a signal on a mode pin. In the debug mode, when a signal is received on a second mode pin indicating that an instruction is to be provided on the memory bus is desired, a cache miss is generated at the next instruction fetch. Thus, the processor is forced to fetch the next instruction from main memory. The instruction is then provided on the memory bus as though it is fetched from the main memory in response to the read cycle resulting from the cache miss.
Claims4
A structure for monitoring an on-chip cache in a microprocessor, said microprocessor having a plurality of pins for accessing a main memory, comprising:
- a control pin for receiving into said microprocessor a signal indicating an instruction is to be provided to said microprocessor via said pins;
- a circuit receiving and responding to said indicating signal for generating a cache miss signal to prevent said microprocessor from accessing said on-chip cache for a next instruction;
- a circuit receiving said cache miss signal for initiating a read access operation at said main memory to retrieve said next instruction;
- and
- a circuit for receiving into said microprocessor an instruction provided at said plurality of pins.
A method for monitoring an on-chip cache in a microprocessor, said microprocessor having a plurality of pins for sending and receiving data and control signals to and from a main memory, comprising the steps of:
- receiving a signal into said microprocessor indicating an instruction is to be provided to said microprocessor via said pins;
- responding to said indicating signal by generating a cache miss signal to prevent said microprocessor from accessing said on-chip cache for a next instruction;
- receiving said cache miss signal and initiating a read access operation at said main memory to retrieve said next instruction;
- and
- receiving into said microprocessor an instruction provided at said plurality of pins.
Dependencies are inferred from the claim text.