Synchronization device for output stages, particularly for electronic memories
AssigneeSGS-Thomson Microelectronics S.A.
InventorLuigi Pascucci
Life of this patent
Estimating the term…
Abstract
A device that synchronizes an output stage of an electronic memory by enabling the output stage of the memory device after data has been retrieved from the memory, the memory chip is enabled, and output of the memory data is requested. The device also can enable the output stage of the memory regardless of whether the data has been retrieved from the memory based upon receipt of a forced activation signal, and can enable the output stage of the memory for selected bits.
Claims24
A synchronization device for an output stage of an electronic memory comprising:
- a first logic comparison circuit that produces a first confirmation signal based upon a comparison of an enable signal of the electronic memory and an enable signal of the output stage of the electronic memory;
- a flip-flop circuit that produces a second confirmation signal, the flip-flop circuit being enabled by a data load signal and disabled by the enable signal of the electronic memory;
- and
- a second logic comparison circuit that produces an output signal that enables the output stage of the electronic memory based upon a comparison of the first and the second confirmation signals.
An electronic memory comprising:
- a memory;
- an output stage which outputs data from the memory;
- and
- enabling means for enabling the output stage when data has been retrieved from the memory in response to a request for a read,
- wherein the enabling means includes:
- a logic circuit for receiving a first signal indicating that a read has been requested,
- a second signal indicating enablement of the output stage has been requested, and
- a third signal indicating data has been retrieved from the memory, the logic circuit outputting an enablement signal to enable the output stage based upon the first, second, and third signals.
A method of synchronizing an output stage of an electronic memory comprising the steps of:
- producing a first confirmation signal based upon a comparison of an enable signal of the electronic memory and an enable signal of the output stage of the electronic memory;
- producing a second confirmation signal based upon a comparison of the enable signal of the electronic memory and a load signal, the load signal indicating data is available from a memory circuit;
- producing an output signal to enable the output stage of the electronic memory based upon a comparison of the first confirmation signal and the second confirmation signal.
Dependencies are inferred from the claim text.