Tuning method for integrated continuous-time filters
AssigneeTexas Instruments Incorporated
InventorGeert Deveirman
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorGeert Deveirman
Estimating the term…
A high-frequency integrated continuous-time filter with built-in test mode. The present invention provides the ability to easily track the cutoff frequency of the filter without the additional power and area requirements and noise sources present in prior art master/slave tuning schemes. Furthermore, the filter being tested is the actual filter that is used to process signals, unlike the prior art where a similar but separate filter or oscillator is used to tune the bias values for both circuits. Better tuning accuracy is thus obtained in the present invention. The circuit is designed to oscillate in test mode at the cutoff frequency of the filter. Oscillation is achieved by moving the poles of the filter from the left half-plane either onto the imaginary axis or into the right half-plane. The filter frequency accuracy is established by trimming the frequency of the oscillation in test mode during wafer probe or by adjusting the circuit biasing to tune the cutoff frequency in test mode during power-up or between reads in a memory system. The oscillation is disabled during normal operation of the filter.
A method for tuning a cutoff frequency of a filter having a plurality of poles in an s-plane associated with a first filter element comprising the steps of:
A filter circuit having a built-in test mode for tuning a cutoff frequency, said filter comprising:
A filter circuit having a test mode for tuning a cutoff frequency, said filter comprising:
A filter having an input, an output and built-in test mode for tuning a cutoff frequency of said filter comprising:
Dependencies are inferred from the claim text.