Method for fabricating MOS transistor utilizing doped disposable layer
AssigneeLG Semicon Co., Ltd.
InventorsJeong S. Byun, Sang J. Choi
Life of this patent
Estimating the term…
Loading patent…
AssigneeLG Semicon Co., Ltd.
InventorsJeong S. Byun, Sang J. Choi
Estimating the term…
A method for fabricating an MOS transistor includes the steps of forming a gate insulating layer on a substrate of a first conductivity-type, forming a gate on the gate insulating layer, forming a disposable layer over an entire surface of the substrate and the gate, the disposable layer having a first conductivity-type impurity and a second conductivity-type impurity of a higher concentration than that of the first conductivity-type impurity, and forming a source and drain area of the second conductivity-type impurity on the substrate by diffusing the second conductivity-type impurity of the disposable layer into the substrate by means of an annealing process, wherein the disposable layer includes a BPSG layer, wherein the BPSG layer is a B+PSG layer which is doped with a higher dopant concentration of boron than that of phosphorus to make a p-type MOS transistor.
A method for fabricating an MOS transistor comprising the steps of:
Dependencies are inferred from the claim text.