US 5,533,205 AGranted

Method and system for efficient bus allocation in a multimedia computer system

AssigneeInternational Business Machines Corporation

InventorsJohn W. Blackledge, Jr., Bradly G. Frey

Life of this patent

Estimating the term…

Loading patent…

Abstract

A method and system for efficient bus allocation in a multimedia computer system which includes a processor, a memory and multiple input/output devices which are coupled together via a bus which has a maximum data transfer rate. The transfer of audio, video, or other time sensitive data within the computer system to various presentation devices must be accomplished at certain predetermined rates in order to support selected applications. An arbitration level indicator which may be utilized to indicate a priority of bus access is associated with each presentation device which may contend for bus access. The bus access is then divided into a series of time frames which are subdivided into smaller time intervals. During selected time intervals the arbitration level indicators associated with a particular presentation devices are temporarily reordered to guarantee bus access at the required data rate.

Claims6

Dependent claims

A method for efficient bus allocation in a computer system having a processor, a memory and a plurality of input/output devices coupled together via a bus having a maximum data transfer rate, said method comprising the computer implemented steps of:

associating an arbitration level indicator with each of said plurality of input/output devices within said computer system;
ordering said arbitration level indicators to indicate a priority of bus access for each associated input/output device;
dividing access to said bus into a plurality of consecutive time intervals;
and
selectively and temporarily reordering said arbitration level indicators within particular ones of said plurality of consecutive time intervals by:
determining a required data transfer rate for a particular input/output device;
calculating a first percentage of said maximum data transfer rate of said bus required to meet said required data transfer rate;
and
designating an arbitration level indicator associated with said particular input/output device as a highest priority for bus access during a first percentage of said plurality of consecutive time intervals;
wherein bus access for selected input/output devices may be guaranteed at predetermined fixed data rates.

7 more elements

A system for efficient bus allocation in a computer system having a processor, a memory, and a plurality of input/output devices coupled together via a bus having a maximum data transfer rate, said method comprising the computer implemented steps of:

means for associating an arbitration level indicator with each of said plurality of input/output devices within said computer system;
means for ordering said arbitration level indicators to indicate a priority of bus access for each associated input/output device;
means for dividing access to said bus into a plurality of consecutive time intervals;
and
means for selectively and temporarily reordering said arbitration level indicators within particular ones of said plurality of consecutive time intervals further comprising:
means for determining a required data transfer rate for a particular input/output device;
means for calculating a first percentage of said maximum data transfer rate of said bus required to meet said required data transfer rate;
and
means for designating an arbitration level indicator associated with said particular input/output device as a highest priority for bus access during a first percentage of said plurality of consecutive time intervals;
wherein bus access for selected input/output devices may be guaranteed at predetermined fixed data rates.

7 more elements

Dependencies are inferred from the claim text.