Method to prevent latch-up and improve breakdown volatge in SOI mosfets
AssigneeLoral Federal Systems Company
InventorsFrederick T. Brady, Nadim F. Haddad, Arthur Edenfeld
Life of this patent
Estimating the term…
Loading patent…
AssigneeLoral Federal Systems Company
InventorsFrederick T. Brady, Nadim F. Haddad, Arthur Edenfeld
Estimating the term…
SOI (silicon-on-insulator) technology has been touted as a promising approach for fabricating advanced integrated circuits because of its advantage over bulk silicon circuits such as faster speed and improved radiation tolerance. One drawback to SOI is that parasitic bipolar induced latch-up/breakdown voltage levels severely limits the maximum supply voltage at which SOI circuits and devices can operate. When the parasitic device turns on, the SOI transistor cannot be switched off by changing the gate bias. What is described is a method whereby the operating voltage in which this effect occurs is significantly increased thus allowing circuit operation at reasonable power supply voltages. The method is to implant an electrically neutral in silicon impurity atom such as krypton, xenon or germanium into the device to form ion scattering centers. The size of the impurity atom must be much larger than the size of the silicon atom. The size difference generating a scattering center.
A method of fabricating silicon-on-insulator (SOI) MOSFET integrated circuits having reduced parasitic latch-up and increased breakdown voltage comprising the steps of:
A method of fabricating silicon-on-insulator (SOI) MOSFET integrated circuits having reduced parasitic latch-up and increased breakdown voltage comprising the steps of:
Dependencies are inferred from the claim text.