Parity checking system with reduced usage of I/O pins
AssigneeAmdahl Corporation
InventorsChris Norrie, Luis Ancajas, Carolee Newcomb, Allan Zmyslowski
Life of this patent
Estimating the term…
Loading patent…
AssigneeAmdahl Corporation
InventorsChris Norrie, Luis Ancajas, Carolee Newcomb, Allan Zmyslowski
Estimating the term…
A data integrity system comprising a plurality of units connected together for the transfer of data between the units. Each said unit comprises data means for receiving data from one or more other units and/or transmitting data to one or more other units, first means, if the unit transmits data to other units, for generating a PARITY OUT signal indicating the parity of all data transmitted to the other units and second means, if the unit is to receive data from other units, for generating a PARITY IN signal indicating the parity of all data being received by the unit from the other units. A third means, located in one of said plurality of units, receives all the PARITY OUT signals and all the PARITY IN signals generated by the plurality of units and detects from all the received PARITY IN signals and all the PARITY OUT signals whether an error had occurred during the transfer of data between the units.
A data integrity system comprising:
Dependencies are inferred from the claim text.