Multiple-phase clock signal generator for integrated circuits, comprising PLL, counter, and logic circuits
AssigneeUnisys Corporation
InventorsWilliam G. Burroughs, Andrew Neely, Joseph A. Manzella
Life of this patent
Estimating the term…
Abstract
A multiple-phase clock signal generator includes a phase-locked loop (PLL) for generating an oscillating signal having a predetermined frequency, a counter driven by the oscillating signal and having a plurality of outputs, and a plurality of combinational logic gates each having a plurality of inputs and an output. Selected ones of the inputs of each combinational logic gate are coupled to selected outputs of the counter to produce, at the output of each combinational logic gate, a clock signal having a particular phase. Different combinations of the outputs of the counter can be used to generate different phases.
Claims18
A multiple-phase clock signal generator comprising:
- a phase-locked loop (PLL) that provides an oscillating signal at an output thereof, said phase-locked loop having a feedback input;
- a counter having a clock input and a plurality of outputs, the clock input of the counter being coupled to the output of the PLL for receiving said oscillating signal to drive said counter continuously;
- a plurality of combinational logic gates each having a plurality of inputs and an output, selected ones of the inputs of each combinational logic gate being coupled to selected ones of the outputs of said counter for combining said selected outputs of the counter to produce, at the output of said each combinational logic gate, a clock signal having a predetermined phase, at least some of said combinational logic gates combining different selected ones of the outputs of said counter to produce clock signals having different phases,
- the clock signal output from one of said combinational logic gates being fed back to the feedback input of said PLL.
A multiple-phase clock signal generator comprising:
- means for generating an oscillating signal having a predetermined frequency and phase;
- a counter having a clock input and a plurality of outputs, the clock input of the counter being coupled to receive said oscillating signal for driving said counter continuously;
- a plurality of combinational logic gates each having a plurality of inputs and an output, selected ones of the inputs of each combinational logic gate being coupled to selected ones of the outputs of said counter for combining said selected outputs of the counter to produce, at the output of said each combinational logic gate, a clock signal having a predetermined phase, at least some of said combinational logic gates combining different selected ones of the outputs of said counter to produce clock signals having different phases, and
- each of said combinational logic gates having at least one input for receiving a control signal for controlling the output of said each combinational logic gate.
A multiple-phase clock signal generator comprising:
- means for generating an oscillating signal having a predetermined frequency and phase;
- an N-stage counter having a clock input and a plurality, N, of outputs, the clock input of the counter being for receiving said oscillating signal for driving said counter continuously;
- an N-stage register having a clock input for receiving said oscillating signal, each stage of said register having an input and an output, the input of each stage of the register being coupled to a respective one of the N outputs of said counter, the N outputs of said register duplicating the N outputs of said counter;
- a plurality of combinational logic gates each having a plurality of inputs and an output, selected ones of the inputs of each combinational logic gate being coupled to selected ones of the outputs of said register for combining said selected outputs of the register to produce, at the output of said each combinational logic gate, a clock signal having a predetermined phase, at least some of said combinational logic gates combining different selected ones of the outputs of said register to produce clock signals having different phases.
Dependencies are inferred from the claim text.