Output buffer with a reduced transient bouncing phenomenon
AssigneeGoldstar Electron Co., Ltd.
InventorsSeong J. Jang, Young H. Jun
Life of this patent
Estimating the term…
Abstract
An output buffer is disclosed. In the prior art, when an output buffer swings to a supply voltage Vcc and a ground voltage Vss, the current drops rapidly at the supply voltage or the ground voltage, thereby generating bouncing of the supply voltage Vcc or bouncing of the ground voltage Vss. For eliminating this phenomenon, a capacitor is provided connected to an output node of the inventive output buffer to reduce the amount of the current flowing to the supply voltage terminal and the ground voltage terminal at the time point at which an output level is changed. Therefore, voltage drop and the bouncing of the supply voltage and the ground voltage is reduced by applying a precharge voltage which is precharged in the capacitor to the output node.
Claims15
An output buffer for generating an output signal at an output node in response to an input data, comprising:
- a first capacitor with one electrode thereof connected to a ground voltage;
- a boost voltage transfer transistor with a channel thereof connected to a boost voltage and another electrode of said first capacitor and with a gate thereof receiving a first control signal for precharging said first capacitor to said boost voltage in response to an active input of said first control signal thereto;
- a first pull-up transistor with a channel thereof connected to said another electrode of said first capacitor and said output node and with a gate thereof receiving a first input signal for transferring said boost voltage precharged in said first capacitor to said output node in response to an active input of said first input signal thereto;
- a second pull-up transistor with a channel thereof connected to a supply voltage and said output node and with a gate thereof receiving a second input signal;
- a second capacitor with one electrode thereof connected to said supply voltage;
- a substrate voltage transfer transistor with a channel thereof connected to a substrate voltage and another electrode of said second capacitor and with a gate thereof receiving a second control signal for precharging said second capacitor to said substrate voltage in response to an active input of said second control signal thereto;
- a first pull-down transistor with a channel thereof connected to said ground voltage and said output node and with a gate thereof receiving a third input signal;
- and
- a second pull-down transistor with a channel thereof connected to said another electrode of said second capacitor and said output node and with a gate thereof receiving a fourth input signal for transferring said substrate voltage precharged in said second capacitor to said output node in response to an active input of said fourth input signal thereto, wherein potential levels of said boost and supply voltage are different.
An output buffer for generating an output signal at an output node in response to an input data, comprising:
- a pull-up transistor with a channel thereof connected to a supply voltage and said output node and with a gate thereof receiving a first input signal;
- a capacitor with one electrode thereof connected to said supply voltage;
- a substrate voltage transfer transistor with a channel thereof connected to a substrate voltage and another electrode of said capacitor and with a gate thereof receiving a control signal for precharging said capacitor to said substrate voltage in response to an active input of said control signal thereto;
- a first pull-down transistor with a channel thereof connected to a ground voltage and said output node and with a gate thereof receiving a second input signal;
- and
- a second pull-down transistor with a channel thereof connected to said another electrode of said capacitor and said output node, and with a gate thereof receiving a third input signal for transferring said substrate voltage precharged in said capacitor to said output node in response to an active input of said third input signal thereto, wherein potential levels of said substrate and ground voltages are different.
An output buffer for generating an output signal at an output node in response to an input data, comprising:
- a capacitor with one electrode thereof connected to a ground voltage;
- a boost voltage transfer transistor with a channel thereof connected to a boost voltage and another electrode of said capacitor and with a gate thereof receiving a control signal for precharging said capacitor to said boost voltage in response to an active input of said control signal thereto;
- a first pull-up transistor with a channel thereof connected to said another electrode of said capacitor and said output node and with a gate thereof receiving a first input signal for transferring said boosted voltage precharged in said capacitor to said output node in response to an active input of said first input signal thereto;
- a second pull-up transistor with a channel thereof connected to a supply voltage and said output node and with a gate thereof receiving a second input signal;
- and
- a pull-down transistor with a channel thereof connected to said ground voltage and said output node and with a gate thereof receiving a third input signal, wherein potential levels of said boost and supply voltages are different.
An output buffer for generating an output signal at an output node in response to an input of data read from a memory cell, comprising:
- a first transistor connected to a first voltage and said output node, and having a gate to receive a first input signal;
- a second transistor connected to a second voltage and said output node, and having a gate to receive a second input signal;
- a first capacitor with a first electrode connected to said first voltage;
- a third transistor connected to a third voltage and a second electrode of said first capacitor, said first capacitor being precharged to said third voltage in response a first control signal applied at a gate of said third transistor;
- and
- a fourth transistor connected to said second electrode of first capacitor and said output node, said fourth transistor transferring said third voltage precharged in said first capacitor to said output node in response to a third input signal applied at a gate of said fourth transistor, wherein potential levels of said first and second voltages are different from the third voltage.
Dependencies are inferred from the claim text.