Back to results
US 5,514,950 AGranted
Differential pair arrangement
AssigneeAlcatel
InventorsJoannes M. J. Sevenhans, Mark G. S. J. Van Paemel
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeAlcatel
InventorsJoannes M. J. Sevenhans, Mark G. S. J. Van Paemel
Estimating the term…
A differential pair arrangement is disclosed which includes between the poles of a DC supply source the series connection of two parallel first branches and a common second branch. Each first branch includes the series connection of a first impedance Q2, Q3, RL/ Q2', Q3', RL', a main path of a transistor Q1/ Q1'and a second impedance RE/RE', the control electrodes of transistors Q1/ Q1' constituting respective input terminals IN1/ IN2 of the arrangement. The second branch includes a first current source (CCS). The arrangement further includes two third branches between the DC supply source poles, each consisting of the series connection of a second current source ICS/ICS', a respective transistor main path and a resistive impedance means R11, S11, R12, S12/ R11', S11', R12', S12'. These third branches result in an increased DC current through the corresponding transistor, thereby increasing the linearity of the arrangement, whilst the DC current through the first and second impedances does not increase, thereby not increasing the needed supply voltage nor the offset voltage of the arrangement.
A differential pair arrangement included between a first (VCC) and a second (VSS) pole of a DC supply source the series connection of two parallel individual first branches and a common second branch, each of said first branches including the series connection of a first impedance (Q2, Q3, RL/Q2', Q3', RL'), a main path of a transistor (Q1/Q2') and a second impedance (RE/RE'), with the control electrodes of said transistors (Q1/Q1') constituting respective input terminals (IN1/IN2) of said differential pair arrangement, and said second branch including a common first current source (CCS), characterized in that it further includes between said first (VCC) and second (VSS) poles two third branches, the series connection of two parallel individual fourth branches, a common fifth branch, and two sixth branches, each of said third branches including the series connection of an individual second current source (ICS/ICS'), a respective one of said main paths and a resistive impedance means (R11, S11, R12, S12/R11', S11', R12', S12') each of said fourth branches including the series connection of said first impedance (Q2, Q3, RL/Q2', Q3', RL'), a main path of a second transistor (Q1a Q1a') and a third impedance (REa/REa'), with the control electrode of the respective second transistors (Q1a/Q1a') connected to the respective ones of said input terminals (IN1/IN2), said fifth branch including a common third current source (CCSa), and each of said sixth branches consisting of the series connection of a respective one of said second current sources (ICS/ICS'), a respective one of said second transistor main paths and a second resistive impedance means (R1a, S1a/R1a', S1a'), said second resistive impedance means (R1a, S1a/R1a', S1a') and said third current source (CCSa) being sized so as to be able to be cut off by a gain control signal (GAIN).
Dependencies are inferred from the claim text.