US 5,513,368 A · Computer I/O adapters for programmably varying states of peripheral devices without interfering with central processor operations

Abstract

DMA adapters which perform programmed data transfer operations in response to descriptors are programmed by information in the same descriptors (and adapter logic responsive to that information) to perform various ancillary control functions relative to addressable I/O devices that conventionally would be addressed and controlled directly by a host (higher level) system processor (e.g., the processor that prepares the descriptors). The ancillary control functions are variable programmably in number (e.g., in the disclosed embodiment, one descriptor can define 0, 1 or 2 discrete ancillary control operations) and effects produced by each operation are programmably variable (e.g., ancillary operation can be used by the adapter to alter states of addressed devices; for example, to prepare a device that has been transferring data in one direction, in a half-duplex mode, for transferring data in the opposite direction, or to switch to a full duplex mode, etc.). These functions hitherto have imposed significant processing burdens on the host processor and functional constraints on the adapters and devices; typically, constraints requiring the adapter and one or more devices to be idled for the time required by the host to condition the device(s). Accordingly, delegation of these functions to the adapter, allows them to be carried out without idling of any system elements and while the host is otherwise productively occupied. Also, such delegation creates new applicational possibilities; e.g., having an adapter linked to a communication channel react to remotely originated signals and set up operations tightly coordinated in real time to previously executed operations (for example, retransmission of data previously received with detected error).

Claims13

Dependent claims

An adapter for interfacing between a memory subsystem of a computer system having a central processor and I/O devices served by said system, said adapter comprising:

first means responsive to first programmed information contained in descriptors prepared by said central processor for directing data transfers between said memory subsystem and said I/O devices, while said adapter and devices are operating in offline relationship to operations of said central processor of said computer system;
second means responsive to second programmed information contained in at least one of said descriptors, while said adapter and devices are still operating in offline relationship to said central processor, for conducting auto-I/O signalling operations between said adapter and any of said I/O devices;
said auto-I/O signalling operations being used to transfer device controlling signals between registers in said adapter and specific internal components of said I/O devices;
said specific internal components being designated by I/O address information contained in said second programmed information;
said auto-I/O operations being characterized in that they can be used to alter operational states of said I/O devices in predetermined time coordination with data transfers conducted by said first means, and without interruption of or interference with ongoing operations of said central processor;
and
means enabling said adapter alternatively to reprocess a descriptor that is currently being processed and initiate chained processing of a next descriptor in a linked list queue;
said reprocessing of said descriptor currently being processed being undertaken when processing of said descriptor currently being processed fails to reach successful completion;
said chained processing of said next descriptor being undertaken when processing of said descriptor currently being processed is completed successfully;
means for detecting an asynchronous signal from a said I/O device involved in a data transfer that is being directed by said first means;
said asynchronous signal indicating completion of data transfer handling by the device sending said signal;
and
means responsive to said detected asynchronous signal for initiating said chained processing of a said next descriptor in said linked list queue.

10 more elements

An adapter for interfacing between a memory subsystem of a data processing system and I/O devices served by said system, said data processing system including a processor module furnishing programmed descriptors to said adapter, said descriptors defining functions to be performed by said adapter while said adapter and processor module are uncoupled, said adapter comprising:

means for communicating with said processor module for receiving descriptor pointers from said processor module;
successive said descriptor pointers defining locations in said memory subsystem of descriptors to be successively processed by said adapter;
each of said descriptors being stored by said processor module in said memory subsystem in an unlinked form in which the respective descriptor has no explicit linkage to any other descriptor stored by said processor module;
each said stored descriptor being associated with a predetermined one of said I/O devices;
means for enqueueing the descriptors designated by said descriptor pointers into linked list queues associated with individual ones of said I/O devices, in the order of reception of respective said descriptor pointers;
said means for enqueueing including means for writing said descriptor pointer information designating a newly enqueued descriptor into a descriptor previously entered into the same queue;
whereby descriptors successively entered into each said linked list queue contain pointers to descriptors subsequently entered into the respective queue;
means for using said descriptor pointers in said enqueued descriptors to successively retrieve and process said descriptors in a chaining sequence, in the order of reception of said descriptor pointers;
the processing of said descriptors including performance of a data transfer by said adapter between said memory subsystem and a predetermined one of said I/O devices;
means responsive to an asynchronous interface signal (AIS) originated by a said I/O device, during processing of a descriptor in the linked list queue associated to the same I/O device, for conditioning said means for using said descriptor pointers to initiate retrieval and processing of a next descriptor in said respectively associated linked list queue;
and
means enabling said adapter alternatively to reprocess a descriptor that is currently being processed and initiate chained processing of a next descriptor in a linked list queue;
said reprocessing of said descriptor currently being processed being undertaken when processing of said descriptor currently being processed fails to reach successful completion;
said chained processing of said next descriptor being undertaken when processing of said descriptor currently being processed is completed successfully.

11 more elements

An adapter for interfacing between a memory subsystem of a data processing system and I/O devices served by said system, said data processing system including a processor unit furnishing controlling descriptors to said adaptor, individual said descriptors defining a plurality of operations to be executed by said adapter relative to one of said I/O devices associated with the respective adapter;

said adapter having multiple I/O channels enabling said adapter to operate concurrently relative to multiple said I/O devices, said adapter comprising:
means for maintaining a separate linked list queue associated with each of said adapter channels;
each said linked list queue containing descriptors successively dispatched by said processor unit to said adapter for defining operations to be performed successively by said adapter relative to the associated adapter channel and relative to a said I/O device currently served by said associated adapter channel;
said successively dispatched descriptors entered into each said queue being received without specific linkage associations to other dispatched descriptors, and each said linked list queue being used relative to the associated adapter channel for scheduling chained processing of the descriptors successively entered into the respective queue;
said plurality of operations defined by individual said descriptors in each said queue consisting of a data transfer operation, to be conducted by said adapter between said memory subsystem and a predetermined one of said I/O devices linked to the adapter channel associated with the respective queue, and 0, 1 or more than 1 auto-I/O signalling operations to be conducted by said adapter between 0, 1 or more than 1 predetermined registers in said associated adapter channel and I/O addresses specified in the respective descriptor;
each said specified I/O address defining a specific internal component in one of said I/O devices which need not be the same I/O device as the said predetermined one of said I/O devices to which the data transfer operation defined by the same descriptor is directed;
means for receiving descriptor pointers directed to individual ones of said adapter channels;
each pointer defining a location in said memory subsystem at which an associated said descriptor is stored;
said associated descriptor being stored in an unlinked form;
means coupled to said descriptor pointer receiving means for enqueueing descriptors designated by said descriptor pointers into the linked list queues maintained for the channels to which the respective pointers are directed;
whereby each descriptor in each channel's linked list queue contains a pointer to the descriptor next entered into the same queue;
and
means for using said descriptor pointers in the descriptors contained in each said channel queue to successively retrieve and process descriptors in the respective queue, in a chaining sequence, in the order of reception of said descriptor pointers;
the processing of said descriptors involving performance of a data transfer by said adapter between said memory subsystem and a predetermined one of said I/O devices and performance of an auto-I/O process involving 0, 1 or more than 1 transfers of information between registers dedicated to the respective adapter channel and 0, 1 or more than 1 I/O addresses defined by the respective descriptor;
whereby data transfer and auto-I/O signalling operations defined by one said descriptor can be directed to different ones of said I/O devices.

12 more elements

Dependencies are inferred from the claim text.

Computer I/O adapters for programmably varying states of peripheral devices without interfering with central processor operations

Life of this patent

Computer I/O adapters for programmably varying states of peripheral devices without interfering with central processor operations

Life of this patent

Abstract

Claims13