US 5,513,337 AGranted

System for protecting unauthorized memory accesses by comparing base memory address with mask bits and having attribute bits for identifying access operational mode and type

AssigneeIntel Corporation

InventorsByron R. Gillespie, Elliot D. Garbus, Mitchell A. Kahn, Thomas M. Johnson, Dennis M. O'Connor, Jay S. Heeb

Life of this patent

Estimating the term…

Loading patent…

Abstract

The system and method described provide for the detection and protection of memory accesses without the overhead typically incurred by memory management units. The processor includes a guarded memory unit, which monitors memory accesses to be performed by monitoring transmissions across the memory bus. The guarded memory unit includes a plurality of registers which identify memory addresses and modes which can cause a memory protection or detection violation to occur. If a memory protection violation occurs, a cancel signal is issued to cancel the memory operation prior to completion in order to protect the memory from unauthorized accesses. If a memory violation is detected, the memory operation is permitted to complete and a fault signal is issued to the processor to identify that a memory violation has been detected. As the structure of the protection mechanism does not require separate cycles in the processor, and simply monitors the memory bus for memory accesses, memory protection and detection can be performed with no additional overhead at the processor.

Claims2

Dependent claims

An non-intrusive apparatus for providing protection from memory access violations comprising:

a plurality of memory protect address registers, each for storing a base memory address and attribute bits identifying unauthorized memory access operations;
a monitor for reading any memory access request communicated on a memory bus coupled to a processor, the memory access request having an associated operational mode and access type, the monitor determining a memory address for each memory access request;
a plurality of mask registers each associated with one of the memory protect address registers for storing mask bits, the mask bits for selectively determining a portion of the base memory addresses to be compared to a portion of the memory address to determine a match;
a mode input for receiving signals indicative of an operational mode and access type for the memory access request;
and
a fault mode generation block providing a fault signal to the processor, the fault signal indicative of whether the memory access request is one of the unauthorized memory access operations to the protected range of memory as determined by the mask bits according to the operational mode and access type as determined by the attribute bits, the fault mode generation block further providing a cancel signal to a bus control unit coupled to the memory bus if the memory access request is one of the unauthorized memory access operations.

3 more elements

Dependencies are inferred from the claim text.