US 5,513,209 AGranted

Resampling synchronizer of digitally sampled signals

OwnerGunnar Holminventor

Life of this patent

Estimating the term…

Loading patent…

Abstract

A digital resampling system is provided for converting a first digital signal to a second digital signal, where both signals represent the same analog signal but sampled at two different clock rates which are not phase-locked together. A filter is clocked by the first clock and outputs filtered samples at the first clock rate, optionally omitting samples which will not be used. A phase indicator determines the relative phase position of the first and second clocks and indicates an integer phase value and a fractional phase value which together indicate where a tick of the second clock falls among the ticks of the first clock. The integer phase value identifies a clock cycle of the first clock in which a tick of the second clock occurs, and the fractional phase value represents a fraction identifying a position of the tick of the second clock within the clock cycle of the first clock. A sample selector selects M filtered samples from those provided by the non-decimating filter based on the integer phase value. A weight generator generates M weights based on the fractional phase value, and a weight averager weights the M filtered samples by the M weights, and outputs a sum or an average of the weighted samples. The resampler is applicable to digital-to-digital resampling, as well as resampling in an analog-to-digital or digital-to-analog conversion system.

Claims14

Dependent claims

A digital resampling system for converting a first digital signal representing an analog signal into a second digital signal representing the analog signal, where the first digital signal comprises a series of digital samples each representing a level of the analog signal at ticks of a first clock, where the second digital comprises a series of digital samples each representing a level of the analog signal at ticks of a second clock, and where the first clock is independent of the second clock, the digital resampling system comprising:

a non-decimating filter, clocked by the first clock and coupled to receive the first digital signal, for outputting a filtered sample for each clock cycle of the first clock;
a phase indicating means, coupled to said first clock and said second clock for indicating a relative phase position for each clock cycle of the first clock, said relative phase position indicating a position of a tick of said first clock with respect to a tick of said second clock, said phase indicating means comprising an integer phase output for outputting an integer phase signal and a fractional phase output for outputting a fractional phase signal, said integer phase signal representing an integer number identifying a clock cycle of the first clock in which a tick of the second clock occurs, and said fractional phase signal representing a fraction identifying a position of said tick of the second clock within said clock cycle of the first clock;
a sample selector, coupled to receive said filtered samples from said non-decimating filter and coupled to receive said integer phase signal from said phase indicating means, said sample selector for selecting a number, M, of said filtered samples, wherein a given sample is selected when said integer phase signal indicates an integer phase value within a fixed range of M integer values;
a weight generation means, coupled to receive said fractional phase signal from said phase indicating means, for outputting M weighting factors which are functions of said fractional phase signal;
a weighted averaging means, coupled to receive said M weighting factors from said weight generation means and said M filtered samples from said sample selector, for weighting each of said M filtered samples by a corresponding weighting factor of said M weighting factors and outputting a sum of the weighted samples;
and
an output clocking means, clocked by the second clock and coupled to said output of said weighted averaging means, for outputting a weighted sum once per clock cycle of the second clock, said output of said output clocking means being the second digital signal.

4 more elements

An analog-to-digital conversion system for converting an analog signal into a digital signal, wherein the digital signal is a series of digital samples representing a sample of the analog signal at a points in time indicated by ticks of a signal clock, comprising:

a noise shaper for outputting a noise-shaped signal, said noise shaper shaping an error component of the analog signal, wherein said noise shaper is configured to accept the analog signal and a feedback signal used for determining said error component;
an analog-to-digital sampler clocked by a sampling clock, coupled to an output of said noise shaper, for outputting an intermediate digital signal comprising digital samples of said noise-shaped signal sampled at timing edges of said sampling clock, wherein said sampling clock is independent of the signal clock and said sampling clock is a higher frequency clock than said signal clock;
a digital-to-analog converter, coupled to said analog-to-digital sampler output, for providing said feedback signal to said noise shaper;
a low-pass filter, coupled to the output of said analog-to-digital sampler, for filtering out unwanted frequency components of said intermediate digital signal, wherein said low-pass filter outputs at least M samples per cycle of said signal clock, where M is an integer greater than one;
a phase indicating means, coupled to said signal clock and to said sampling clock, for indicating a relative phase position of cycles of said timing edges of sampling clock and said signal clock, wherein said phase indicating means outputs an integer phase signal indicating which sampling clock timing edges a signal clock timing edge falls between in time, and outputs a fractional phase signal indicating a timing of said signal clock timing edge between said sampling clock timing edges;
a sample selector, coupled to said low-pass filter and coupled to receive the integer phase signal of said phase indicating means, for selecting M samples from said output of said low-pass filter per cycle of the signal clock, said selection of M samples determined by said integer phase signal;
a weight generation means, coupled to receive said fractional phase signal from said phase indicating means, for outputting M weighting factors which are functions of said fractional phase signal;
a weighted averaging means, coupled to receive said M weighting factors from said weight generation means and said M samples from said sample selector, for weighting each of said M samples by a corresponding weighting factor of said M weighting factors and outputting a sum of the weighted samples;
and
an output clocking means, clocked by said signal clock and coupled to said output of said weighted averaging means, for outputting a weighted sum once per clock cycle of the signal clock, said output of said output clocking means being the digital signal.

7 more elements

A digital-to-analog conversion system for converting a digital signal into an analog signal, wherein the digital signal is a plurality of digital samples each representing a signal level and received by the conversion system on successive ticks of a signal clock, comprising:

a digital delay line, for storing a number, K, of most recently received digital samples at an input of the conversion system, said delay line clocked by the signal clock;
a digital filter array of a number, M, of Kth-order digital filters, coupled to receive said K most recently received digital samples, for outputting M filtered signals comprising one digital sample each per clock cycle of the signal clock;
a phase indicating means, coupled to receive the signal clock and coupled to receive a sampling clock, said sampling clock provided to the conversion system by a clock source independent of the signal clock, for indicating a relative phase position of cycles of the ticks of said sampling clock and said signal clock, wherein said phase indicating means outputs an integer phase signal indicating which sampling clock ticks a signal clock tick falls between in time, and outputs a fractional phase signal indicating a timing of said signal clock tick between said sampling clock ticks;
a weight generation means, coupled to receive said fractional phase signal from said phase indicating means, for outputting M weighting factors which are functions of said fractional phase signal;
a weighting means, coupled to receive said M weighting factors from said weight generation means and M samples from said digital filter array per signal clock cycle, for weighting each of said M samples by a corresponding weighting factor of said M weighting factors and outputting M weighted samples;
a sample selector, coupled to said weighting means and coupled to receive said integer phase signal from said phase indicating means, for outputting one of said M weighted samples each cycle of said sampling clock, said selection of said M samples determined by said integer phase signal;
and
a sigma-delta digital-to-analog converter, clocked by said sampling clock, for outputting an analog signal which corresponds to a digital signal represented by said digital samples output by said sample selector.

5 more elements

Dependencies are inferred from the claim text.