Flicker reduction and size adjustment for video controller with interlaced video output
AssigneeCirrus Logic, Inc.
InventorsDavid Keene, Jimmy Yang, Kevin Chang
Life of this patent
Estimating the term…
Loading patent…
AssigneeCirrus Logic, Inc.
InventorsDavid Keene, Jimmy Yang, Kevin Chang
Estimating the term…
An apparatus and method are provided for reducing flicker and/or vertically scaling an interlaced video image. In a first embodiment, a sequence controller selectively addresses a video memory to retrieve pixel data from adjacent scan lines. The pixel data is multiplexed and converted into RGB data in a look up table and stored in upper and lower latches as upper and lower pixel data. The upper and lower pixel data is then weighted using a predetermined weighting scheme to produce hybrid pixel color data for an even or odd field. By reducing relative contrast between even and odd field lines, flicker is reduced. In a second embodiment, vertical resolution is reduced, for example, from 480 lines to 400 lines, by applying a series of weighting schemes or filters to weight data from six input lines into five output lines. To reduce flicker in the output lines, data from adjacent lines may weighted to reduce relative contrast. Due to the 6:5 reduction, a discontinuity in the output lines may exist where adjacent line data is not weighted. Luminance data from a third adjacent line may be weighted with pixel data from adjacent lines to reduce flicker at the discontinuity.
An apparatus for generating an interlaced video display image from a source image stored as a plurality of horizontal scan lines of pixel data stored as pixel color addresses in a video memory, said apparatus comprising:
An apparatus for generating an interlaced video display image from a source image stored as a plurality of horizontal scan lines of pixel data stored as pixel color addresses in a video memory, said apparatus comprising:
An apparatus for generating an interlaced video display image from a source image stored as a plurality of horizontal scan lines of pixel data stored as pixel color addresses in a video memory, said apparatus comprising:
A method for generating an interlaced display image from a source image comprising a plurality of horizontal scan lines of pixel data stored as pixel color addresses in a memory, said method comprising the steps of:
A method for generating an interlaced display image from a source image comprising a plurality of horizontal scan lines of pixel data stored as pixel color addresses in a memory, said method comprising the steps of:
A system for displaying an interlaced video display image, comprising:
A system for displaying an interlaced video display image, comprising:
A system for displaying an interlaced video display image, comprising:
Dependencies are inferred from the claim text.