Non-volatile random access memory cell constructed of silicon carbide
AssigneeWestinghouse Electric Corp.
InventorsAnant K. Agarwal, Richard R. Siergiej, Charles D. Brandt, Marvin H. White
Life of this patent
Estimating the term…
Loading patent…
AssigneeWestinghouse Electric Corp.
InventorsAnant K. Agarwal, Richard R. Siergiej, Charles D. Brandt, Marvin H. White
Estimating the term…
A non-volatile random access memory (NVRAM) cell that utilizes a simple, single-transistor DRAM cell configuration. The present NVRAM employs an enhancement mode nMOS transistor made as an accumulation mode transistor. The transistor has an n-type silicon carbide channel layer on a p-type silicon carbide buffer layer, with the channel and buffer layers being on a highly resistive silicon carbide substrate. The transistor also has n+ source and drain contact regions on the channel layer. A polysilicon/oxide/metal capacitor is preferably used which has a very low leakage current. Furthermore, this type of capacitor can be stacked on top of the transistor to save area and achieve high cell density. It is preferred to use a non-reentrant (edgeless) gate transistor structure to further reduce edge effects.
A nonvolatile random access memory cell, comprising:
An accumulation mode MOSFET comprised of:
Dependencies are inferred from the claim text.