US 5,497,467 AGranted

Vector data buffer and method of reading data items from a banked storage without changing the data sequence thereof

AssigneesHitachi, Ltd., Hitachi Computer Engineering Co., Ltd.

InventorsFujio Wakui, Hirokatsu Fujiwara, Yasutaka Yamada

Life of this patent

Estimating the term…

Loading patent…

Abstract

A vector data processor includes a vector data buffer for receiving a plurality of arrayed data items requested from a storage including a plurality of storage banks (banks-0-3 in FIG. 2) for independent operations. The vector data buffer is constructed of a plurality of bank memories which conform to a corresponding periodic relationship between the arrayed data items and the storage banks. Date storing areas for storing the arrayed data items are preset on the successively different bank memories of the vector data buffer in the sequence in which the individual arrayed data items have been requested. The individual storage banks in the sequence in which the arrayed data items have been requested are respectively connected to the successively different bank memories, and the arrayed data items fetched from the individual storing banks are stored in the connected bank memories in succession.

Claims5

Dependent claims

A method of storing data in a vector data buffer which receives a plurality of arrayed data items fetched from a storage, said storage including a plurality of independently operating storage banks and said storage having stored therein the plurality of arrayed data items, said method comprising the steps of:

constructing said vector data buffer out of a plurality of bank memories which conform to a corresponding periodic relationship between said plurality of arrayed data items and said independently operating storage banks;
presetting data storing areas for storing said plurality of arrayed data items, on successively different bank memories of said vector data buffer in a sequence in which individual arrayed data items have been requested;
connecting individual storage banks in said sequence in which said plurality of arrayed data items have been requested, to said successively different bank memories, respectively, wherein each of said plurality of bank memories receives said plurality of arrayed data items only from a corresponding one of said plurality of storage banks during processing of a request for fetching said plurality of arrayed data items;
and
successively, in said sequence in which the individual data items have been requested, storing individual ones of said plurality of arrayed data items fetched from said individual storage banks included in said storage, in corresponding ones of the plurality of bank memories.

2 more elements

A vector data buffer device which receives a plurality of arrayed data items fetched from a storage, said storage including a plurality of independently operating storage banks and said storage having stored therein the plurality of arrayed data items, comprising:

a vector data buffer which stores therein said arrayed data items fetched from said storage, said vector data buffer includes a plurality of bank memories in a predetermined number, said predetermined number being determined based on a combination of a number of said storage banks, a data width of each of said independently operating storage banks and a data width of each of said plurality of arrayed data items;
switch means for connecting individual bank memories of said plurality of bank memories of said vector data buffer to respective ones of said independently operating storage banks;
switch control means for dynamically changing connection relationships of said switch means on the basis of, at least, a storage address and data intervals of said plurality of arrayed data items wherein any one of said plurality of bank memories which receives data items from one of said plurality of storage banks may not receive data items from another of said plurality of storage banks during processing of a request for fetching said plurality of arrayed data items;
and
storing address generation means for generating entry addresses within said plurality of bank memories in which said plurality of arrayed data items fetched are to be stored.

2 more elements

A vector data processor comprising:

a main storage which includes a plurality of independently operating storage banks;
a vector data buffer device for receiving a plurality of arrayed data items fetched from said main storage, including:
a vector data buffer which stores therein said plurality of arrayed data items fetched from said main storage, said vector data buffer includes a plurality of bank memories in a predetermined number, said predetermined number being determined based on a combination of a number of said independently operating storage banks, a data width of each of said storage banks and the data width of each of said plurality of arrayed data items,
switch means for connecting the individual bank memories of said plurality of bank memories of said vector data buffer to any of said storage banks,
switch control means for dynamically changing connection relationships of said switch means on the basis of, at least, a storage address and data intervals of said plurality of arrayed data items wherein any one of said plurality of bank memories which receives data items from one of said plurality of storage banks may not receive data items from another of said plurality of storage banks during processing of a request for fetching said plurality of arrayed data items, and
storing address generation means for generating address information items which indicate the bank memories of said data buffer for storing said arrayed data items which are fetched from the individual storing banks, as well as entry addresses within said plurality of bank memories in which said plurality of arrayed data items fetched are to be stored;
arithmetic means for successively deriving and processing said plurality of arrayed data items stored in said vector data buffer device;
and
a vector register for storing a processed result of said arithmetic means therein.

6 more elements

Dependencies are inferred from the claim text.