Compensation for truncation error in a digital video signal decoder
AssigneeThomson Consumer Electronics, Inc.
InventorsPaul G. Knutson, Dong-Chang Shiue
Life of this patent
Estimating the term…
Abstract
Compensation for offset errors caused by data truncation is accomplished by adding a compensation value to processed data in systems where the truncation stages are arranged in determinable configurations. More than one compensation value may be selected and applied. The selection of the appropriate value is determined by the number and type of truncation stages used in a given system configuration. The compensation value may be predetermined or measured.
Claims13
In a system including a digital signal processing network having a signal path with a plurality of data truncation stages for processing an input signal, said truncation stages each subject to exhibiting a DC offset truncation error, apparatus comprising:
- means for producing a DC offset compensation value (Compensation Value) as a function of accumulated DC offset truncation errors (Error), said Error being a function of the number of said truncation stages;
- and
- means for adding said Compensation Value to said signal path to reduce the value of said Error.
In a system including a digital signal processing network having a signal path with a plurality of truncation stages each subject to exhibiting a DC offset truncation error such that said signal path is subject to exhibiting an accumulated DC offset truncation error (Error), apparatus comprising:
- a first memory for storing a DC offset compensation value (Compensation Value);
- a second memory for storing a plurality of predetermined Compensation Values;
- means for transferring a Compensation Value from said second memory to said first memory in response to a system configuration control signal for selecting one of said plurality of predetermined Compensation Values;
- and
- a digital filter network in said signal processing network including a multiplier, an adder and a delay element, wherein an output of said multiplier is coupled to an input of said adder and an output of said adder is coupled to said delay element, wherein said adder adds said selected Compensation Value to said signal path to reduce the value of said Error.
In a system including a digital signal processing network having a signal path with a plurality of data truncation stages for processing an input signal, said plurality of truncation stages subject to exhibiting an accumulated DC offset truncation error (Error), apparatus comprising:
- means for modifying the configuration of said digital signal processing network including the number of said truncation stages in response to a system configuration control signal;
- means for producing a DC offset compensation value (Compensation Value) in response to said system configuration control signal;
- and
- means for adding said Compensation Value to said signal path to reduce the value of said Error.
Dependencies are inferred from the claim text.