Digitally controlled first order jitter attentuator using a digital frequency synthesizer
AssigneeLevel One Communications, Inc.
InventorSajol C. Ghoshal
Life of this patent
Estimating the term…
Abstract
A circuit for attenuating phase jitter on an incoming clock signal includes a digital frequency synthesizer, and a phase lock loop including a phase detector. The digital phase detector compares the phase relationship between an incoming signal and a clock signal generated by the digitally controlled frequency synthesizer and produces an output signal proportional to the phase difference. The output signal comprises both a direction indicator and a magnitude indicator for controlling the digitally controlled frequency synthesizer. One of a plurality of phases of a voltage controlled oscillator (VCO) are selected in response to the output signal to alter the frequency of the clock signal.
Claims11
A circuit for attenuating phase jitter on an incoming signal, comprising:
- (a) a phase detector for generating digital control signals representing a phase difference between the incoming signal and a clock signal, the digital control signals comprising a direction signal for indicating a polarity of the phase difference and a magnitude signal for indicating a magnitude of the phase difference;
- and
- (b) a frequency synthesizer, coupled to the phase detector, for generating the clock signal to an output at one of a plurality of selectable frequencies in response to the direction and magnitude signals, wherein frequency synthesizer comprises means for initializing a loadable counter with a starting value determined from the magnitude signal from the phase detector, means for incrementing the loadable counter using the clock signal, means for generating an adjustment signal when the loadable counter overflows, and means for controlling the frequency of the clock signal in response to the adjustment signal from the loadable counter and the direction signal from the phase detector.
A jitter attenuation circuit, comprising:
- (a) a digital phase detector for determining a phase difference between an incoming signal and a clock signal and for generating output signals proportional to the phase difference, wherein the output signals indicate both a direction and a magnitude of frequency change required to eliminate the phase difference;
- and
- (b) a digitally controlled frequency synthesizer, coupled to the digital phase detector, for generating the clock signal to an output in response to the direction and magnitude signals from the phase detector, wherein the frequency synthesizer comprises means for initializing a loadable counter with a starting value determined from the magnitude signal from the phase detector, means for incrementing the loadable counter using the clock signal, means for generating an adjustment signal when the loadable counter overflows, and means for controlling the frequency of the clock signal in response to the adjustment signal from the loadable counter and the direction signal from the phase detector.
A method for attenuating phase jitter on an incoming signal, comprising the steps of:
- (a) generating digital control signals representing a phase difference between the incoming signal and a clock signal, wherein the digital control signals are comprised of a direction signal for indicating a polarity of the phase difference and a magnitude signal for indicating a magnitude of the phase difference;
- and
- (b) generating the clock signal at one of a plurality of selectable frequencies in response to the digital control signals, the generating step further comprising the steps of generating the clock signal according to the direction and magnitude signals, wherein the generating step comprises the steps of loading a counter with a starting value determined by the magnitude signal, incrementing the counter using the clock signal, generating an adjustment signal when the counter overflows, and controlling the frequency of the output clock signal using the adjustment signal from the counter and the direction signal from the phase detector.
Dependencies are inferred from the claim text.