Quantization step size adjusting circuit using edge detections
AssigneeSamsung Electronics Co., Ltd.
InventorTae E. Kim
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorTae E. Kim
Estimating the term…
A quantization step size adjusting circuit using edge detection techniques for adjusting quantization step sizes in sampling an image signal to provide a digital signal by controlling an image compression ratio in dependence upon a pixel density representation (levels of sophistication) of an image. The quantization step size adjusting circuit comprises a coordinate converter for providing the image signal representative of a luminance signal and color difference signals, an edge detector for detecting edge values representative of peripheral pixels of a plurality of addresses of the image signal designated by control signals, a block formatting circuit for formatting the image signal into a plurality of image blocks having a predetermined size of pixels, and a circuit for controlling quantization step sizes of the image signal in dependence upon a determination edge values representative of peripheral pixels of a plurality of addresses of the image signal designated by the control signals and a determination of a selected scale factor in accordance with the pixel density representation of the image.
A quantization step size adjusting circuit using edge detections, comprising:
A circuit for adjusting quantization step sizes in sampling of an image signal to provide a digital signal, said circuit comprising:
A circuit for adjusting quantization step sizes of an image signal, comprising:
A device for adjusting quantization step sizes, comprising:
An image compression method, comprising the steps of:
An image compression device, comprising:
A quantization step size circuit, comprising:
Dependencies are inferred from the claim text.