Loading patent…
AssigneeNational Semiconductor Corporation
InventorJames R. Kuo
Estimating the term…
A translator circuit amplifies a pair of differential input signals to produce a pair of intermediate differential signals by utilizing a pair of cross-coupled differential gain stages. The gain stages amplify the input signals to balance the capacitive loading. The pair of intermediate differential signals are formed to be substantially equal and 180.degree. out of phase. The current sources of the gain stages are connected together and controlled by the outputs of the gain stages to reduce the rise and fall times of the intermediate differential signals. The translator circuit also converts the pair of intermediate differential signals to a single-ended output signal by utilizing a first differential pair to produce the output signal, and a second differential pair to adaptively control the current source of the first differential pair, thereby reducing the rise and fall times of the output signal. As a result, the translator circuit is capable of producing the output signal with minimum distortion. Therefore, a duty cycle of approximately 50% can be achieved.
A translator for converting a pair of input signals into a single-ended output signal, the translator comprising:
A translator for converting a pair of input signals into a single-ended output signal, the translator comprising:.
A translator for converting a pair of input signals into a single-ended output signal, the translator comprising:
A method for converting a pair of input signals into a single-ended output signal, the method comprising the steps of:
A translator for converting a pair of input signals into a single-ended output signal, the translator comprising:
A translator for converting a pair of input signals into a single-ended output signal, the translator comprising:
A translator for converting a pair of input signals into a single-ended output signal, the translator comprising:
Dependencies are inferred from the claim text.