Semiconductor processing method for providing large grain polysilicon films
AssigneeMicron Technology, Inc.
InventorsCharles L. Turner, Monte Manning
Life of this patent
Estimating the term…
Loading patent…
AssigneeMicron Technology, Inc.
InventorsCharles L. Turner, Monte Manning
Estimating the term…
A semiconductor processing method of providing a polysilicon layer atop a semiconductor wafer comprises the following sequential steps: a) depositing a first layer of arsenic atop a semiconductor wafer; b) depositing a second layer of silicon over the arsenic layer, the second layer having an outer surface; c) first annealing the wafer at a temperature of at least about 600.degree. C. for a time period sufficient to impart growth of polycrystalline silicon grains in the second layer and providing a predominately polysilicon second layer, the first annealing step imparting diffusion of arsenic within the second layer to promote growth of large polysilicon grains; and d) with the second layer outer surface being outwardly exposed, second annealing the wafer at a temperature effectively higher than the first annealing temperature for a time period sufficient to outgas arsenic from the polysilicon layer. As an alternate consideration, the layer of silicon could be in situ provided with an effective quantity of As during deposition.
A semiconductor processing method of providing a polysilicon thin film transistor layer atop a semiconductor wafer comprising the following sequential steps:
A semiconductor processing method of providing a polysilicon thin film transistor layer atop a semiconductor wafer comprising the following sequential steps:
A semiconductor processing method of providing a polysilicon layer atop a semiconductor wafer comprising the following sequential steps:
A semiconductor processing method of providing a polysilicon layer atop a semiconductor wafer comprising the following sequential steps:
Dependencies are inferred from the claim text.