Multiple power source memory control circuit for memory devices

A memory control circuit including an A power source connected to an external power source and a B power source connected to a built-in-battery for memory backup, said memory control circuit capable of being used for both a volatile memory card having at least one volatile memory chip connected to the B power source and a hybrid memory card having at least one non-volatile memory chip connected to the A power source and at least one volatile memory chip connected to the B power source, said memory control circuit comprising:

• a decoder having, at the input side, an address signal bus, a chip enable signal line for controlling the driving of said decoder, and a backup signal line indicating a data backup state of the memory card, and at the output side, a plurality of memory chip enable signal output lines connected respectively to the memory chips, said decoder selectively generating memory chip enable signals for enabling the memory chips to said plurality of memory chip enable signal output lines in accordance with the address signal during the enable state, and generating signals for disabling the non-volatile memory chip to all the memory chip enable signal output lines during the disabled state;
• a switching signal line for indicating whether the memory card is a volatile memory card or a non-volatile memory card;
• a backup time control means for compulsorily disabling the chip enable signal when the backup signal indicates a backup state, and directly supplying the signals on the memory chip enable signal output lines of said decoder to the memory chips when the switching signal indicates volatile memory card use, while turning all the memory chip enable signal output lines of said decoder into a high-impedance state when the switching signal indicates hybrid memory card use;
• pull-up resistors connecting the memory chip enable signal output lines to one of the B power supply and the non-backed-up A power supply respectively, for disabling the memory chip enable signal output lines to the volatile memory chips and setting the memory chip enable signal output lines to the non-volatile memory chips to such a state as preventing the current from flowing through the non-volatile memory chips, when the memory card is a hybrid memory card and said memory chip enable signal output lines are in high-impedance state.

A memory control circuit including an A power source connected to an external power source and a B power source connected to a built-in-battery for memory backup, said memory control circuit capable of being used for both a volatile memory card having at least one volatile memory chip connected to the B power source and a hybrid memory card having at least one non-volatile memory chip connected to the A power source and at least one volatile memory chip connected to the B power source, said memory control circuit comprising:

• a main circuit having, at the input side, a write enable signal line and a backup signal line for indicating that the memory card is in the backup state, and at the output side, a plurality of write enable signal output lines being connected respectively to the memory chips, said main circuit supplying write enabling signals to the write enable signal output lines in accordance with the input write enable signals when the backup signal indicates that the card is in the operating state, while setting at least one of the write enable signal output lines to have a value for write-disabling the memory chip and the remained ones to a high-impedance state when the backup signal indicates a backup state;
• and
• pull-up resistors, being connected respectively to the write enable signal output lines which are set to a high-impedance state during the backup state, for connecting the write enable signal output lines to the non-backed-up A power supply.