Loading patent…
AssigneeGoldstar Co., Ltd.
InventorsBoris I. Kazurov, Oleg F. Ogurtsov, Gennadi Y. Krasnikov, Boris P. Chernorotov
Estimating the term…
An active matrix for liquid crystal displays having a plurality of picture elements, a plurality of address buses to which an address signal having a high signal level and a low steady state signal level is applied, and a plurality of data buses orthogonal to the address buses. Each picture element includes at least one display electrode device; a first switching device coupled between the display electrode device and a first respective one of the address buses and a respective one of the data buses; and a second switching device coupled between the display electrode device and a second respective one of the address buses and the respective data bus. The second switching device includes a device for preventing the display electrode from discharging whereby a substantially same voltage is maintained at the display electrode during the time when the address signal changes from the high level to the low level.
An active matrix for liquid crystal displays having a plurality of picture elements arranged in the matrix, a plurality of address buses arranged in rows of the matrix and supplied with an address signal having a high signal level and a low steady state signal level, and a plurality of data buses orthogonal to the address buses, each of said picture elements comprising:
Dependencies are inferred from the claim text.
Drawings are temporarily unavailable. Open the PDF at USPTO
Control of matrices with row and column drivers: using an active matrix
Active matrix addressed cells: having more than one switching element per pixel
Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light…:…
Improving the quality of display appearance: reducing feedthrough effects in active matrix panels, i.e. voltage changes on the scan electrode…
Term ended 15 Dec 2013 (estimated)
USPTO file history isn’t available for this patent, so only indexed dates are shown.
A. Field of the Invention
This invention relates to liquid crystal displays with active matrices and more particularly to active matrix LCDs capable of compensating for flicker effects caused the switching transistor therein.
B. Description of the Related Art
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate one embodiment of the invention and together with the description, serve to explain the principles of the invention.
FIG. 1 is the circuitry for a known active matrix LCD.
FIG. 2 is the circuitry for a known active matrix LCD with redundancy.
Reference will now be made in detail to the preferred embodiment of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers will be used throughout the drawings to refer to the same or like parts.
FIG. 5 shows the circuitry for an active matrix LCD according to a first embodiment of the present invention. The matrix includes a plurality of picture elements in n rows and m columns orthogonal to one another. Each picture element includes the display electrode 4; the first TFT 3; the second TFT 5; and a diode 8. The matrix includes a plurality of address buses 1-1, 1-2, 1-3, . . . , 1-n, 1-(n+1), and data buses 2-1, 2-2, 2-3, . . . , 2-(m+1). The display electrode 4 is coupled to two adjacent address buses. For example, it is coupled to a first adjacent address bus 1-1 through the first TFT 3 and to a second adjacent address bus 1-2 through the second TFT 5. The display electrode 4 is coupled to an adjacent data bus 2-m through both the first and second TFT 3 and 5.
The structure of FIG. 5 is different from that of FIG. 2 in that the diode 8 is disposed between the display electrode 4 and the second TFT 5. More specifically, the drain of each of the TFTs 3 and 5 is connected to the data bus 2-m; the gate of the first TFT 3 to the first address bus 1-1; the gate of the second TFT 5 to the second address bus 1-2; and the source of the first TFT 3 to the display electrode. The diode 8 is disposed between the source of the second TFT 5 and the display electrode. The drain and source of each of the TFTs 3 and 5 may be interchanged.