Asynchronous logic circuit for 2-phase operation
AssigneeSiemens Aktiengesellschaft
InventorKarl Knauer
Life of this patent
Estimating the term…
Abstract
An asynchronous logic circuit has a plurality of input lines (I) connected both to an n-channel logic block (NL) and to a p-channel logic block (PL) which is inverse with respect thereto (split transistor switch logic), in which, both in response to a rising and to a falling edge of a request signal at a request input (REQ), valid output data can be produced at outputs (OUT1, OUT2) of the asynchronous logic circuit in each case before a signal change at a ready-message output (RDY). Advantages are in particular the low outlay on circuitry and the doubling of the throughput in comparison with a corresponding status-controlled asynchronous logic circuit.
Claims3
An asynchronous logic circuit, comprising:
- a request input and a ready-message output;
- a first logic block having first and second outputs and an input;
- a second logic block having first and second outputs and an input;
- the first output of the first logic block connected via a first field-effect transistor of a first conduction type to a supply voltage terminal and the second output of the first logic block connected via a first field-effect transistor of a second conduction type to a reference potential terminal;
- the first output of the second logic block connected via a second field-effect transistor of a first conduction type to the supply voltage terminal and the second output of the second logic block connected via a second field-effect transistor of a second conduction type to the reference potential terminal;
- the first logic block having only field-effect transistors of the first conduction type and the second logic block having only field-effect transistors of the second conduction type and both logic blocks being connected to common input lines;
- the first and second logic blocks having switching behaviors which are complementary to one another, the first output of the first logic block being switched through, as a function of control signals on the input lines, to the second output of the first logic block precisely when the first output of the second logic block is not switched through to the second output of the second logic block, and vice versa;
- a respective gate of the first field-effect transistor of the first conduction type, of the first field-effect transistor of the second conduction type, of the second field-effect transistor of the first conduction type and of the second field-effect transistor of the second conduction type being connected to the request input,
- the ready-message output connected via a third field-effect transistor of the first conduction type and a fourth field-effect transistor of the first conduction type to the supply voltage terminal, a gate of the third field-effect transistor of the first conduction type being connected to the first output of the second logic block and a gate of the fourth field-effect transistor of the first conduction type being connected to the first output of the first logic block;
- the ready-message output connected via a third field-effect transistor of the second conduction type and a fourth field-effect transistor of the second conduction type to the reference potential terminal, a gate of the third field-effect transistor of the second conduction type being connected to the second output of the first logic block and a gate of the fourth field-effect transistor of the second conduction type being connected to the second output of the second logic block;
- and
- the first output of the second logic block being a first output of the asynchronous logic circuit and the second output of the first logic block being a second output of the asynchronous logic circuit.
Dependencies are inferred from the claim text.