Dual mode timer-counter

A programmable timer circuit for a microprocessor control system having a programmable microprocessor, memory means and an integrated circuit, said microprocessor being in bus communication with said memory means and said integrated circuit, comprising:

• said memory means having stored therein count data and mode selection data;
• clock means for providing a clock signal;
• said integrated circuit having a plurality of modules and data registers, one of said modules being a programmable timer circuit;
• said microprocessor being programmed to read upon system power-up said count data and said mode selection data from said memory means and write said data in respective one's of said data registers of said integrated circuit and having enabling means for enabling and disabling said programmable timer circuit;
• said programmable timer circuit, being responsive to said enabling means to be in an enabled or disabled state and said clock signal, when said programmable time circuit is enabled, having a timer counter for generating an output signal after said timer counter has reached a count corresponding to said count data, and having control means for gating said count data to said timer counter on a one-shot basis in response to a first state of said mode selection data or repeatedly and continuously gating said count data to said timer counter when said mode selection data is in a second state after said timer counter has reached said count corresponding said count data wherein each gate of said count data to said timer counter causes said timer counter to reinitiate said count.