US 5,475,605 AGranted

Timing analysis for logic optimization using target library delay values

AssigneeCadence Design Systems, Inc.

InventorLon-Phon Lin

Life of this patent

Estimating the term…

Loading patent…

Abstract

A computer automated logic synthesis tool performs a timing analysis during the optimization of a hardware description file including general logic expressions of a prototype circuit by minimizing a delay value for a gate network comprised of logic cells provided in a target library. Minimization occurs by modeling a gate network for a logic expression that orders the input signals into the gate network according to their input delays, and the output delays from assigned logic cells. The output delay for the assigned logic cell is based on intrinsic delays of boolean nodes in the logic cells. The delay for the gate network includes an R-C delay value for gate fan-out, based on the average R-C delay values in the target library. The logic synthesis tool is able to select from among various alternate logically equivalent gate networks, the gate network that provides the minimized timing delay.

Claims10

Dependent claims

In a computer automated design system for designing digital logic circuits, a computer-implemented method for analyzing a total delay value for a digital circuit during logic synthesis, comprising the steps of:

generating a logic description of the digital logic circuit having at least one logic stage including plurality of nodes, each node having at least one input signal and an output signal;
compiling a target library of logic cells, each logic cell having at least one delay value, including an intrinsic delay value;
and,
determining the total delay value of the logic description including the steps of:
ordering the nodes of the logic description according to their logic stages;
identifying a last node in the logic description;
and
determining a total delay value of each node of the logic description, the total delay value including the wire delay value of the output signal of the node and a node delay value, wherein the total delay value of the logic description is the total delay value of a last node of the logic description, including the steps of:
a) extracting a logic expression for a node, each logic expression including at least one logic term, each logic term having at least one input signal and an output signal, each input signal having a delay value;
b) ordering the input signals of a logic term by their delay values, from a smallest delay value to a greatest delay value, to define an ordered list of input signals;
c) determining a delay value for an intermediate output signal for selected input signals of the logic term as a function of the input delay values of the input signals and a delay value of a selected canonical logic cell;
d) removing the selected input signals from the ordered list of input signals and including the intermediate output signal in the ordered list as an input signal;
e) repeating steps b) through d) until the ordered list contains only one input signal;
f) repeating steps b) through e) for each logic term of the logic expression, and for the logic expression itself, such that output signal of the node is the input signal in the ordered list, and the total delay value of the node is the delay value of the output signal;
g) determining a wire delay value for the output signal of the node, the total delay value of the node including the wire delay value of the output signal of the node;
and
h) repeating steps a) through g) for each node of the logic description.

14 more elements

generating a logic description of the digital logic circuit having at least one logic stage including plurality of nodes, each node having at least one input signal and an output signal;
compiling a target library of logic cells, each logic cell having at least one delay value, including an intrinsic delay value;
and,
determining the total delay value of the logic description including the steps of:
a) ordering the nodes of the logic description according to their logic stages;
b) extracting a logic expression for a node, each logic expression including at least one logic term, each logic term having at least one input signal and an output signal, each input signal having a delay value;
c) ordering the input signals of a logic term by their delay values, from a smallest delay value to a greatest delay value, to define an ordered list of input signals;
d) determining a delay value for an intermediate output signal for selected input signals of the logic term as a function of the fan-in delay values of the input signals and a delay value of a selected canonical logic cell;
e) removing the selected input signals from the ordered list of input signals and including the intermediate output signal in the ordered list as an input signal;
f) repeating steps c) through e) until the ordered list contains only one input signal;
g) repeating steps c) through f) for each logic term of the logic expression, and for the logic expression itself, such that output signal of the node is the input signal in the ordered list, and the total delay value of the node is the delay value of the output signal;
h) determining a wire delay value for the output signal of the node, the total delay value of the node including the wire delay value of the output signal of the node;
and
i) repeating steps b) through h) for each node of the logic description, such that the total delay value of the logic description is the total delay value of a last node of the logic description.

11 more elements

Dependencies are inferred from the claim text.