Method and apparatus for performing phase acquisition in an all digital phase lock loop

In a system having a digitally-controlled variable oscillator and a phase detector for comparing a rising edge of a reference clock signal to a rising edge of an oscillator output signal, and a controller including an incrementor and a decrementor coupled to said oscillator and a set of oscillator control registers, a method for performing phase acquisition comprising the steps of:

• a) reading a control value stored in a first oscillator control register, said control value initially corresponding to a baseline frequency of operation of said digitally-controlled variable oscillator, and storing said control value initially corresponding to said baseline frequency in an anchor control register, said anchor register functioning to restore said digitally-controlled variable oscillator to said baseline frequency of operation by re-loading said control value into said first oscillator control register upon completion of phase acquisition;
• b) reading a gain value stored in a gain control register;
• c) detecting, via said phase detector, whether said rising edge of said oscillator output signal is behind or ahead of said rising edge of said reference clock signal, and providing a control signal, to said controller, indicative thereof, an initial logic state of said control signal being stored in said controller;
• d) incrementing or decrementing, via said controller, said control value by said gain value to generate an intermediate control value in response to said control signal indicating that said oscillator output signal is behind or ahead of, respectively, said rising edge of said reference clock signal, only when a logic state of said control signal provided by said phase detector is equal to said initial logic state stored in said controller, said intermediate control value determining frequency of operation of said digitally-controlled variable oscillator;
• and
• e) repeating steps a) through d) until said logic state of said control signal provided by said phase detector is a complement of said initial logic state stored in said controller, said controller indicating phase acquisition is complete by restoring said digitally-controlled variable oscillator to said baseline frequency of operation by re-loading said control value from said anchor register into said first oscillator control register.

In a phase-locked loop system having a digitally-controlled variable oscillator, a phase detector for providing a control signal indicating whether a rising edge of a reference clock signal is behind or ahead of a rising edge of an oscillator output signal, a controller coupled to said oscillator, and a set of oscillator control registers, a method for performing phase gain adjustment, after said phase-locked loop has completed phase acquisition, while simultaneously maintaining phase-lock in said phase-locked loop system, said method comprising the steps of:

• a) storing an initial logic state of said control signal provided by said phase detector in said controller, and initializing a count value in said controller, said count value corresponding to a number of comparison cycles performed by said controller during phase alignment;
• b) comparing a current logic state of said control signal provided by said phase detector with a previously stored logic state of said control signal, to determine whether said stored logic state is identical to said current logic state, and incrementing said count value in said controller, only when said stored logic state is identical to said current logic state;
• c) updating an oscillator control value stored in a first oscillator control register to adjust said oscillator to maintain phase-lock, in response to said control signal indicating that said oscillator output signal is behind or ahead of, respectively, said rising edge of said reference clock signal;
• d) increasing a phase gain value stored in a gain control register by a first predefined amount and resetting said count value, if the count value in said controller exceeds a predefined value, said phase gain value determining a magnitude of change of said control value, said control value determining magnitude of change of frequency of said oscillator;
• e) repeating steps b) through d) until a comparison of said previously stored logic state of said control signal is not identical to said current logic state of said control signal provided by said phase detector, indicating said control signal provided by said phase detector has changed state;
• and
• f) decreasing the phase gain value by a second predefined amount, to decrease said magnitude of change of said control signal, and resetting said count value.

In a phase-locked loop system having a digitally-controlled variable oscillator, a phase detector for comparing a rising edge of a reference clock signal to a rising edge of an oscillator output signal, and a controller including an incrementor and a decrementor coupled to said oscillator and a set of oscillator control registers, a method for performing phase gain adjustment, after said phase-locked loop has completed phase acquisition, while simultaneously maintaining phase lock in said phase-locked loop system, said method comprising the steps of:

• a) detecting, via said phase detector, whether said rising edge of an oscillator output signal is behind or ahead of said rising edge of said reference clock signal, and providing a control signal, to said controller, indicative thereof;
• b) comparing a current logic state of said control signal provided by said phase detector with a previously stored logic state of said control signal, to determine whether said previously stored logic state is identical to said current logic state, and incrementing a count value in said controller, only when said previously stored logic state is identical to said current logic state, said count value corresponding to a number of comparison cycles performed by said controller during phase alignment;
• c) updating a binarily-weighted oscillator control value stored in a third register to adjust said oscillator to maintain phase-lock, in response to said control signal indicating that said oscillator output signal is behind or ahead of, respectively, said rising edge of said reference clock signal;
• d) increasing a phase gain value by a first predefined amount and resetting said count value to zero, only if the count value in said controller exceeds a predefined value, said phase gain value determining a magnitude of change of said control value, said control value determining magnitude of change of frequency of said oscillator;
• and
• e) repeating steps a) through d) until a comparison indicates said previously stored logic state of said control signal is not identical to said current logic state of said control signal provided by said phase detector;
• and
• f) decreasing the phase gain value by a second predefined amount and resetting said count value to zero.

A system for performing phase acquisition comprising:

• a digitally-controlled variable oscillator;
• control registers, coupled to said oscillator, for storing in a first control register an initial control value corresponding to a target frequency of said oscillator, and for storing in a second register a gain value;
• phase detector circuitry, coupled to said oscillator, for detecting whether a rising edge of an oscillator output signal is behind or ahead of a rising edge of a reference clock signal, and for providing at least one control signal indicative thereof, an initial logic state of said at least one control signal being stored in a third control register;
• and
• controller circuitry, coupled to said phase detector circuitry and said control registers, for storing said initial control value stored in said first control register into a fourth control register, said controller circuitry incrementing or decrementing said control value stored in said first control register by said gain value to generate an intermediate control value in response to said phase detector circuitry indicating that said oscillator output signal is behind or ahead of, respectively, said rising edge of said reference clock signal, said intermediate control value determining frequency of operation of said digitally-controlled variable oscillator, said controller circuitry determining that phase acquisition is complete when said logic state of said control signal provided by said phase detector circuitry is a complement of said initial logic state stored in said third control register, said controller circuitry then restoring said digitally-controlled variable oscillator to said baseline frequency of operation by re-loading said initial control value from said fourth control register into said first control register.

In a system having a variable oscillator coupled to a plurality of oscillator control registers, means for performing phase acquisition comprising:

• phase detector circuitry, coupled to said oscillator, for detecting whether a rising edge of an oscillator output signal is behind or ahead of a rising edge of a reference clock signal, and for providing at least one control signal indicative thereof, an initial logic state of said at least one control signal being stored in a first control register;
• and
• controller circuitry, coupled to said phase detector circuitry and said control registers, for storing an initial control value corresponding to a target frequency of said oscillator from a second control register to a third control register, said controller circuitry incrementing or decrementing said initial control value stored in said second control register by a gain value stored in a fourth register to generate an intermediate control value, in response to said phase detector circuitry indicating that said oscillator output signal is behind or ahead of, respectively, said rising edge of said reference clock signal, said intermediate control value determining frequency of operation of said oscillator, said controller circuitry determining that phase acquisition is complete when said logic state of said control signal provided by said phase detector circuitry is a complement of said initial logic state stored in said first control register, said controller circuitry then restoring said oscillator to said target frequency of operation by re-loading said initial control value from said third control register into said second control register.

In a system having a variable oscillator coupled to a plurality of oscillator control registers, means for performing phase acquisition comprising:

• phase detector circuitry, coupled to said oscillator, for detecting whether a rising edge of an oscillator output signal is behind or ahead of a rising edge of a reference clock signal, and for providing at least one control signal indicative thereof, an initial logic state of said at least one control signal being stored in a first control register;
• and
• controller circuitry, coupled to said phase detector circuitry and said control registers, for storing an initial control value corresponding to a target frequency of said oscillator from a second control register to a third control register, said controller circuitry incrementing or decrementing said initial control value stored in said second control register by a variable gain value stored in a fourth control register to generate an intermediate control value, in response to said phase detector circuitry indicating that said oscillator output signal is behind or ahead of, respectively, said rising edge of said reference clock signal, said controller circuitry determining that phase acquisition is complete when said logic state of said control signal provided by said phase detector circuitry is a complement of said initial logic state stored in said first control register, said controller circuitry then restoring said oscillator to said target frequency of. operation by re-loading said initial control value from said third control register into said second control register.