Variable stage entry/exit instruction pipeline
AssigneeInternational Business Machines Corporation
InventorsMichael J. Carnevale, Ronald N. Kalla, Gary P. McClannahan, Michael R. Trombley
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsMichael J. Carnevale, Ronald N. Kalla, Gary P. McClannahan, Michael R. Trombley
Estimating the term…
An instruction pipeline includes a sequence of interconnected pipeline stages, each stage dedicated to one of several operations executed on data in a digital processing device. Control words govern execution of the operations as they progress through the pipeline. The pipeline stages, as well as the pipeline entry and exit, are interconnected in a manner that permits each control word to enter and exit the pipeline at any one of the stages, and to skip any stages in which the control word will not govern any operations on data. On occasion, this permits a control word to bypass another control word which originally preceded it in the pipeline, thus to reverse the order of the two control words. A mapping field in each control word predetermines its route through the instruction pipeline, one bit of the map field corresponding to each pipeline stage. The route of each control word further is controlled by arbitration logic to resolve contentions among control words for particular pipeline stages, and to insure against a reversal in control word order when such reversal might produce an error. Each pipeline stage is a data register configured to accommodate one control word at a time. Succeeding stage registers are selectively reduced in length to eliminate selected segments and bit positions, thereby deleting from each control word certain bits and multiple bit fields executed in preceding stages.
An apparatus for governing the execution of operations upon data in a digital processing device, said apparatus including:
In a data processing device including a pipeline having a plurality of pipeline stages, each pipeline stage dedicated to one of a plurality of data operations executed on data in the processing device, wherein the data operations are governed by a plurality of digital control words as the control words progress through the pipeline, a process for executing the data operations, including the steps of:
Dependencies are inferred from the claim text.