Parallel test circuit for use in a semiconductor memory device
AssigneeSamsung Electronics Co., Ltd.
InventorJei-Hwan You
Life of this patent
Estimating the term…
Abstract
A parallel test circuit is provided in a semiconductor memory chip for use during both a wafer test and a package test. The parallel test circuit operates to automatically reduce the number of test output pins associated with a single package test to thereby increase the number of packages that can be tested simultaneously. The parallel test circuit includes a selector for limiting the number of output pads which may be activated during a package test run. The selector is responsive to a wafer test enable signal, from a selection control circuit, to control output pad selection.
Claims13
A parallel test circuit for use in a semiconductor memory chip, comprising:
- a plurality of first comparators, each coupled to receive test data on a plurality of bit lines, each generating a comparison output in response to received data and in response to a test enable signal;
- a first set of output buffers coupled to receive a first set of outputs from first ones of said first comparators;
- a second set of output buffers coupled to selectively receive one of a) a second set of outputs from remaining ones of said first comparators or b) a third set of outputs from a corresponding plurality of second comparators;
- said plurality of second comparators coupled to generate said third set of outputs in accordance with corresponding ones of said first set of outputs and corresponding ones of said second set of outputs;
- and
- switching means, responsive to a selection signal, which causes either said second set of outputs generated from said remaining ones of said first comparators said third set of outputs generated from said second comparators to be outputted to said second set of output buffers.
A selection control circuit in a semiconductor memory device, responsive to an externally provided voltage signal during wafer test mode, to generate a wafer test enable signal to a parallel test circuit, said selection control circuit comprising:
- a first N-channel MOS transistor connected between a source voltage and an input node, with a gate connected to said source voltage;
- a first P-channel MOS transistor connected between said input node and an output node, with a gate connected to said source voltage;
- a second N-channel MOS transistor with one terminal connected to said output node, with a gate connected to said source voltage;
- a third N-channel MOS transistor connected between a second terminal of said second N-channel MOS transistor and ground voltage, with a gate connected to said source voltage;
- an output terminal, coupled to said output node via a buffer circuit, for outputting said wafer test enable signal;
- an input pad for receiving said externally applied voltage;
- and
- a fourth N-channel MOS transistor connected between said input pad and said input node, with a gate connected to said input pad.
Dependencies are inferred from the claim text.