Back to results
US 5,471,152 AGranted
Storage element for delay testing
AssigneeCrossCheck Technology, Inc.
InventorsTushar Gheewala, Rustam Mehta, Prab Varma
Life of this patent
Estimating the term…
Loading patent…
Loading patent…
AssigneeCrossCheck Technology, Inc.
InventorsTushar Gheewala, Rustam Mehta, Prab Varma
Estimating the term…
A storage element for testing delay paths in integrated circuits is described. The storage element may be used in integrated circuits having matrices of probe and sense lines. The storage element generates a logic transition on an input to a delay path, the logic transition being closely synchronized with a clock signal. The storage element comprises a data input and a data output coupled to the input to the delay path. A master latch receives data from the data input through a first switch, the first switch being controlled by the complement of the clock signal. A slave latch receives data from the master latch through a second switch, the second switch being controlled by the true of the clock signal. A first sense input loads a first logic state into the master latch through a third switch, the first sense input being coupled to one of the IC's sense lines. The third switch is controlled by one of the IC's probe lines. A second sense input loads a second logic state into the slave latch through a fourth switch, the second sense input being coupled to another one of the IC's sense lines. The fourth switch is controlled by a second control signal. The second logic state replaces the first logic state in the slave latch upon application of the clock signal. The desired signal transition is generated where the first logic state is different from the second logic state.
A storage element for generating a logic transition on a delay path input port, the logic transition being closely synchronized with a first control signal, the storage element comprising:
A storage element for generating a logic transition in an integrated circuit, the integrated circuit having a matrix of probe lines and sense lines, the storage element generating the logic transition on a delay path input port, the logic transition being closely synchronized with a first control signal, the storage element comprising:
A method for generating a logic transition in an integrated circuit, the method employing a storage element comprising a master latch, a slave latch coupled to an input to a delay path, a first sense input port, and a second sense input port, the method comprising the steps of:
A storage element for generating a logic transition at an input to a delay path, the logic transition being closely synchronized with a first control signal, the storage element comprising:
Dependencies are inferred from the claim text.