Method of manufacturing a semiconductor device having silicon islands
AssigneeHitachi, Ltd.
InventorsDai Hisamoto, Toru Kaga, Shinichiro Kimura, Masahiro Moniwa, Haruhiko Tanaka, Atsushi Hiraiwa, Eiji Takeda
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorsDai Hisamoto, Toru Kaga, Shinichiro Kimura, Masahiro Moniwa, Haruhiko Tanaka, Atsushi Hiraiwa, Eiji Takeda
Estimating the term…
A semiconductor device such as FET or charge coupled device, having a channel or a charge coupled portion provided in a thin semiconductor layer which is nearly perpendicular to the substrate and to which the necessary electrode such as the gate electrode and the necessary insulating layer are added can maintain the necessary amount of electric current by securing the height of the semiconductor layer and also can have its plane size reduced minutely. Further, the semiconductor memory device using the above semiconductor device is suitable to high integration and has excellent electric characteristics.
A method of manufacturing an insulated gate field effect transistor comprising:
A method of manufacturing a semiconductor memory device comprising:
A method of manufacturing an insulated gate field effect transistor comprising:
A method of manufacturing a semiconductor memory device comprising:
A method of manufacturing a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.