US 5,452,239 AGranted

Method of removing gated clocks from the clock nets of a netlist for timing sensitive implementation of the netlist in a hardware emulation system

AssigneeQuickturn Design Systems, Inc.

InventorsWei-Jin Dai, Louis Galbiati, III, Joseph Varghese, Dam V. Bui, Stephen P. Sample

Life of this patent

Estimating the term…

Loading patent…

Abstract

An emulation system and method that reduces or eliminates the number of timing errors such as hold time violations when implementing a netlist description of an integrated circuit. The emulation system comprises a plurality of reprogrammable logic circuits and a plurality of reprogrammable interconnect circuits. The netlist description is optimized to reduce the number of timing violations by removing the occurences of gated clocks from the netlist, partitioning the netlist description by taking into account the occurence of timing violations and ensuring that retain state nets are implemented properly.

Claims2

Dependent claims

In a hardware emulation system, a method of removing gated clocks from clock nets in a circuit design comprising the steps of:

(a) identifying the clock nets in the netlist;
(b) identifying clock sources, said clock sources being unique clock signals in the clock nets;
(c) identifying sites where logic in the clock net is connected to a clock pin on a flip-flop;
(d) determining whether pre-existing logic is connected to a clock enable pin on said flip-flop;
(e) determining whether said logic in the clock net is clock-gating logic or clock generation logic;
(f) transforming said logic in the clock net into functional equivalent logic if said clock net logic is clock-gating logic;
(g) connecting said functional equivalent logic to said clock enable pin on said flip-flop if there is no pre-existing logic connected to said clock enable pin;
(h) creating an AND gate having an output and a first input and a second input and connecting said output of said AND gate to said clock enable pin of said flip-flop, connecting said functional equivalent logic to said first input on said AND gate and transferring said pre-existing logic to said second input on said AND gate, if pre-existing logic is connected to said clock enable;
(i) connecting said clock sources to said clock pin on said flip-flop, thereby creating a modified netlist;
and (j) mapping said modified netlist into said hardware emulation system.

7 more elements

Dependencies are inferred from the claim text.

Facts

Application: 08/000,844Filed 26 Feb 1993 · continuation in part
Priority: 29 Jan 1993
Granted: 19 Sep 1995
Term ends: Not estimatedThe source records don’t support an estimate.

Classification7 codes

G06F 30/327
Circuit design at the digital level: logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
G06F 30/331
Using simulation: with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
G06F 30/34
Circuit design: for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
G06F 30/347
For reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]: physical level, e.g. placement or routing