Back to results
US 5,448,186 AGranted
Field-programmable gate array
AssigneeFuji Xerox Co., Ltd.
InventorTetsuro Kawata
Life of this patent
Estimating the term…
Abstract
A field-programmable gate array comprises regularly arrayed logic elements, a first group of signal lines interconnecting the logic elements adjacent to each other, and a second group of signal lines interconnecting the logic elements not adjacent to each other to provide a field-programmable gate array capable of forming an adder, logic operation unit, or the like having a high utilization of logic elements.
Claims10
A field-programmable gate array comprising:
- regularly arrayed logic elements;
- a first group of signal lines regularly disposed and each interconnecting only one logic element and another logic element adjacent to the one logic element;
- and
- a second group of signal lines regularly disposed and each interconnecting only one logic element and another logic element not adjacent to the one logic element.
1 more element
A field-programmable gate array comprising:
- a first logic element;
- a plurality of second logic elements adjacent to the first logic element;
- and a plurality of third logic elements adjacent to the second logic elements;
- each logic element having:
- an input selector for selecting a predetermined number of input signals from a plurality of input signals;
- logic circuit performing a logic function on the predetermined number of input signals;
- a plurality of signal output means coupled to the logic circuit, each outputting a signal in response to the predetermined number of input signals;
- selection and output means for selecting a signal outputted from one of the plurality of signal output means and outputting the selected signal;
- a plurality of first output selectors, each being connected to one of the plurality of signal output means and the selection and output means;
- a plurality of second output selectors, each being connected to all the plurality of signal output means and the selection and output means;
- and
- control means for controlling each input and first and second output selectors and the selection and output means;
- wherein the first output selector of the first logic element is connected to the input selector of each second logic element, and the second output selector of the first logic element is connected to the input selector of each third logic element.
10 more elements
Dependencies are inferred from the claim text.