US 5,420,524 A · Differential gain stage for use in a standard bipolar ECL process

Abstract

An improved differential gain stage for a bipolar monolithic integrated circuit. The integrated circuit is formed from a semiconductor substrate, and the differential gain stage includes first and second bipolar transistors. The base of the first transistor and the base of the second transistor form a differential input for the gain stage comprising non-inverting and inverting inputs respectively. The collectors of the transistors form a differential output. The differential gain stage includes a capacitor stage comprising: a peaking capacitor, and first, second, third and fourth capacitor structures. The peaking capacitor is coupled between the emitters of the first and second transistors. The first and second capacitor structures are located at a first spaced relationship from the substrate and the first capacitor is coupled to the emitter of the first transistor and the second capacitor is coupled to the emitter of the second transistor. The third and fourth capacitor structures are located at a second spaced relationship from the substrate. The third capacitor is connected to the first capacitor and the connection forms a first node. The fourth capacitor is connected to the second capacitor and the connection forms a second node. The differential gain stage also includes first and second buffers. The first buffer has an input connected to the non-inverting input of the gain stage and an output connected to the first node. The second buffer has an input connected to the inverting input of the gain stage and an output connected to the second node.

Claims8

Dependent claims

An improved differential gain stage for use in a bipolar monolithic integrated circuit comprising a substrate formed from a semiconductor, the differential gain stage including a first transistor having input, output and control terminals, and a second transistor having input, output and control terminals, the control terminal of the first transistor being coupled to the control terminal of the second transistor, the input terminal of the first transistor forming a non-inverting input for the gain stage and the output terminal providing an inverting output for the gain stage, and the input terminal of the second transistor forming an inverting input for the gain stage and the output terminal providing a non-inverting output for the gain stage, the differential gain stage including a capacitor stage comprising:

(a) a peaking capacitor having first and second terminals and being coupled between said control terminals of the first and second transistors;
(b) first and second capacitor means located at a first spaced relationship from the substrate and said first capacitor means being coupled to the control terminal of the first transistor and said second capacitor means being coupled to the control terminal of the second transistor;
(c) third and fourth capacitor means located at a second spaced relationship from the substrate and said third capacitor means being connected to said first capacitor means and said connection forming a first node and said fourth capacitor means being connected to said second capacitor means and said connection forming a second node;
(d) first buffer means having an input connected to the non-inverting input of the gain stage and an output connected to said first node;
and
(e) second buffer means having an input connected to the inverting input of the gain stage and an output connected to said second node.

3 more elements

An improved differential gain stage for use in a bipolar monolithic integrated circuit comprising a substrate formed from a semiconductor, the differential, gain stage including a first transistor having input, output and control terminals, and a second transistor having input, output and control terminals, the control terminal of the first transistor being coupled to the control terminal of the second transistor, the input terminal of the first transistor forming a non-inverting input for the gain stage and the output terminal providing an inverting output for the gain stage, and, the input terminal of the second transistor forming an inverting input for the gain stage and the output;

terminal providing a non-inverting output for the gain stage, the differential gain stage including a capacitor stage comprising:
(a) a peaking capacitor having first and second terminals and being coupled between said control terminals of the first and second transistors;
(b) first and second capacitor means located at a first spaced relationship from the substrate and said first capacitor means being coupled to the control terminal of the first transistor and said second capacitor means being coupled to the control terminal of the second transistor:
(c) third and fourth capacitor means located at a second spaced relationship from the substrate and said third capacitor means being connected to said first capacitor means and said connection forming a first node and said fourth capacitor means being connected to said second capacitor means and said connection forming a second node:
(d) first buffer means having an input and an output, and the output of said first buffer means being connected to said second node and the input of said first buffer means being connected to the non-inverting input of the differential gain stage;
(e) second buffer means having an input connected and an output, and the output of said second buffer means being connected to said first node and the input of said second buffer means being connected to the inverting input of the differential gain stage.

3 more elements

Dependencies are inferred from the claim text.

Differential gain stage for use in a standard bipolar ECL process

Life of this patent

Differential gain stage for use in a standard bipolar ECL process

Life of this patent

Abstract

Claims8