US 5,396,639 AGranted

One chip microcomputer having programmable I/O terminals programmed according to data stored in nonvolatile memory

AssigneeRohm Co., Ltd.

InventorsYoshiaki Suenaga, Shigemi Chimura, Hiroaki Masumoto

Life of this patent

Estimating the term…

Loading patent…

Abstract

A one-chip microcomputer according to the present invention is provided with an initial reset circuit for producing a first initial reset signal having a first reset period and a second initial reset signal having a second reset period which is longer than the first reset period, an access circuit for gaining access to an address in a nonvolatile memory such as a built-in ROM to read data therefrom, and I/O buffer circuits. A storage circuit and an I/O buffer connected to a programmable I/O terminal are provided in the I/O buffer circuit and a function of the I/O terminal with options is selected in conformity with the data set in the storage circuit. The data stored at a predetermined address in the nonvolatile memory is transferred to the storage circuit by operating the access circuit until the termination of the reset period of the second initial reset signal after the termination of the first reset period of the first initial reset signal. With this arrangement, as the contents of write data are altered by writing the data to the nonvolatile memory from the outside, an optional function of the programmable I/O terminal can be selected in accordance with the alteration.

Claims13

Dependent claims

A one-chip microcomputer, comprising:

a bus;
a built-in processor coupled to said bus;
a built-in nonvolatile memory for storing data and being coupled to said bus to be rewritten with data;
a programmable I/O terminal coupled to said bus and having different selectable functions;
an initial reset circuit for producing a first initial reset signal having a first reset period and a second initial reset signal having a second reset period which is longer than the first reset period, so that the first reset period is coextensive with a first part of and starts simultaneously with the second reset period;
an access circuit for gaining access to an address in said nonvolatile memory to read the data therefrom onto said bus;
said programmable I/O terminal including an external terminal, a buffer circuit having a storage circuit connected to said access circuit to temporarily store the data and a buffer connected to said external terminal;
means for selecting a function of said programmable I/O terminal in conformity with the data in said storage circuit;
means for transferring data stored at the address in said nonvolatile memory to said storage circuit by operating said access circuit until the termination of the second reset period of the second initial reset signal and after the termination of the first reset period of the first initial reset signal;
means operating during the first reset period of the first initial reset signal for setting a supply voltage to a level at which said processor, said nonvolatile memory, said storage circuit and said access circuit are operating;
and
means for preventing the processor from resetting until after the termination of the second reset period of the second initial reset signal.

9 more elements

A one-chip microcontroller, comprising:

an internal bus having data, control and address lines;
a plurality of external terminals;
a plurality of programmable I/O terminals coupled between said external terminals and said internal bus;
a processor, including RAM and ROM, connected to said internal bus;
a nonvolatile PROM for storing data and being coupled to said internal bus to be rewritten with data from the internal bus when the microcontroller is in a PROM write mode;
an initial reset circuit responsive to power-on in a normal operation mode of the microcontroller for producing a first signal for a first period of time and thereafter producing a second signal for a second period of time;
a mode detection circuit for selectively operating the microcontroller in the normal operation mode or the PROM write mode;
said programmable I/O terminals each selecting one of a plurality of different functions in accordance with data received from said nonvolatile PROM;
an access control circuit for controlling transfer of data from said nonvolatile PROM to said programmable I/O terminals;
means responsive to said first signal for providing operating voltage to said nonvolatile PROM, said programmable I/O terminals, and said access control circuit during the first period of time;
said access control circuit transferring the data from said nonvolatile PROM to said programmable I/O terminals during the second period of time, the transferring being in response to the second signal, and the transferring being for programming said programmable I/O terminals;
and
said processor being responsive to the first and second signals for remaining inoperable during the first and second periods of time and being responsive to termination of the second period of time for becoming operable.

10 more elements

Dependencies are inferred from the claim text.