US 5,396,615 AGranted

System for simulating electrical delay characteristics of logic circuits

AssigneeMitsubishi Denki Kabushiki Kaisha

InventorTakahiro Tani

Life of this patent

Estimating the term…

Loading patent…

Abstract

A timing simulation system has a layout pattern data storage portion, a data extracting portion, a process parameter storage portion, a gain coefficient calculating portion, an attendant capacitance supply portion, and a timing simulation executing portion. The gain coefficient calculating portion and the attendant capacitance calculating portion calculate gain coefficients and attendant capacitances peculiar to elements and wires from the circuit connection data extracted from layout pattern data of a logic circuit, and the gain coefficient supply portion and the attendant capacitance supply portion set the gain coefficients and the attendant capacitances. The timing simulation executing portion calculates the total load capacitance and the total gain coefficient with respect to a group of equipotential wires in which the signal value changes, calculates the transition time of the signal value on the wires based on the total load capacitance and the total gain coefficient, and executes timing simulation while using the transition time as a signal propagation delay time.

Claims8

Dependent claims

A timing simulation system comprising:

a layout pattern data storage portion for storing layout pattern data defining a layout pattern of a logic circuit;
a data extracting portion for extracting circuit connection data defining connections among elements of said logic circuit, circuit constant data of said elements, and wiring area data including dimensions of wires between said elements from the layout pattern data stored in said layout pattern data storage portion;
a process parameter storage portion for storing process parameters necessary for production of said logic circuit;
a gain coefficient calculating portion for calculating gain coefficients representing output conductances of said elements based on the circuit constant data extracted by said data extracting portion and the process parameters stored in said process parameter storage portion;
an attendant capacitance calculating portion for calculating capacitances of said wires based on the wiring area data extracted by said data extracting portion and the process parameters stored in said process parameter storage portion;
a gain coefficient supply portion for assigning the gain coefficients calculated by said gain coefficient calculating portion to said elements in the circuit connection data extracted by said data extracting portion;
an attendant capacitance supply portion for assigning the capacitances calculated by said attendant capacitance calculating portion to said wires in the circuit connection data extracted by said data extracting portion;
and
a timing simulation executing portion for calculating a total load capacitance of a group of equipotential wires, the total load capacitance dynamically changing in accordance with whether said elements are conducting when input signals are applied to said elements, and for calculating a total gain coefficient of a group of said elements for driving said wires with respect to the circuit connection data including the gain coefficients and the attendant capacitances by said gain coefficient supply portion and said attendant capacitance supply portion, for dynamically calculating a transition time of a signal state generated on each of said wires according to operation of said circuit, and for timing simulation while regarding the transition time as a delay time necessary for propagation of a logic signal to an element in a succeeding circuit connected to said logic circuit.

6 more elements

A timing simulation system comprising:

a circuit diagram input portion for inputting circuit diagram data equivalent to a logic circuit;
a data supply portion for supplying circuit constant data of elements of said logic circuit and capacitances of wires between said elements to the circuit diagram data input by said circuit diagram input portion;
a data extracting portion for extracting circuit connection data defining connections among said elements from the circuit diagram data input by said circuit diagram input portion;
a process parameter storage portion for storing process parameters necessary for production of said logic circuit;
a gain coefficient calculating portion for calculating gain coefficients representing output conductances of said elements based on the circuit constant data supplied by said data supply portion and the process parameters supplied by said process parameter storage portion;
a gain coefficient supply portion for assigning the gain coefficients calculated by said gain coefficient calculating portion to said elements in the circuit connection data extracted by said data extracting portion;
and
a timing simulation executing portion for calculating a total load capacitance of a group of equipotential wires, the total load capacitance dynamically changing in accordance with whether said elements are conducting when input signals are applied to said elements, and for calculating a total gain coefficient of a group of said elements for driving said wires with respect to the circuit connection data including the gain coefficients and the attendant capacitances by said gain coefficient supply portion and said attendant capacitance supply portion, for dynamically calculating a transition time of a signal state generated on each of said wires according to operation of said circuit, and for timing simulation while regarding the transition time as a delay time necessary for propagation of a logic signal to an element in a succeeding circuit connected to said logic circuit.

5 more elements

Dependencies are inferred from the claim text.