Polysilicon gate bus with interspersed buffers for driving a row of pixels in an active matrix liquid crystal display
AssigneeWAH-III Technology Corporation
InventorWilliam A. Hastings, III
Life of this patent
Estimating the term…
Abstract
A polysilicon gate bus structure used for activating a row of pixels in a matrix of pixels of an active matrix liquid crystal display is described. The polysilicon gate bus is formed with a plurality of buffers interspersed along its length. A plurality of field effect transistors, each associated with one pixel in a row of pixels, have their gate electrodes connected to the polysilicon gate bus with the buffers interspersed among the gate electrode connections so as to speed up a row scanning signal propagation time to each of the gate electrode connections.
Claims5
A method of forming a bus structure for driving, in response to a row scanning signal, a row of pixels in an active matrix liquid crystal display, comprising the steps of:
- forming a plurality of switching elements including a first portion and a second portion of switching elements, and a plurality of means for regenerating said row scanning signal including a first means for regenerating said row scanning signal on a substrate, wherein each of said plurality of switching elements has a control input and each of said plurality of means for regenerating said row scanning signal has an input and an output;
- forming a first polysilicon gate bus segment on said substrate, and connecting the control inputs of said first portion of switching elements and the input of said first means for regenerating said row scanning-signal to said first polysilicon gate bus segment;
- and
- forming a second polysilicon gate bus segment on said substrate, and connecting the control inputs of said second portion of switching elements and the output of said first means for regenerating said row scanning signal to said second polysilicon gate bus segment.
A method of forming a bus structure for driving a row of pixels in an active matrix liquid crystal display, comprising the steps of:
- forming a plurality of switching elements including a first portion and a second portion of switching elements, and a plurality of buffers including a first buffer on a substrate, wherein each of said plurality of switching elements has a control input and each of said plurality of buffers has an input and an output;
- forming a first polysilicon gate bus segment on said substrate, and connecting the control inputs of said first portion of switching elements and the input of said first buffer to said first strip of polysilicon;
- forming a second polysilicon gate bus segment on said substrate, and connecting the control inputs of said second portion of switching elements and the output of said first buffer to said second polysilicon gate bus segment;
- forming a plurality of reflective electrodes including a first portion and a second portion of reflective electrodes;
- wherein said first portion of switching elements includes a last switching element, and said first portion of reflective electrodes includes a last reflective electrode and a next to last reflective electrode;
- wherein said second portion of switching elements includes a first switching element, and said second portion of reflective electrodes includes a first reflective electrode and a second reflective electrode;
- wherein each one of said first portion of reflective electrodes is uniquely associated with one of said first portion of switching elements, and each one of said second portion of reflective electrodes is uniquely associated with one of said second portion of switching elements;
- wherein each one of said first portion of reflective electrodes covers the switching element which is uniquely associated with said one reflective electrode, except said last reflective electrode which covers said first part of said buffer, and each one of said second portion of reflective electrodes covers the switching element which is uniquely associated with said one reflective electrode, except said first reflective electrode which covers said second part of said buffer;
- and
- wherein said next to last reflective electrode of said first portion of reflective electrodes covers the switching element which is uniquely associated with the last reflective electrode of said first portion, and said second reflective electrode of said second portion of reflective electrodes covers the switching element which is uniquely associated with the first reflective electrode of said second portion.
Dependencies are inferred from the claim text.