US 5,396,100 A · Semiconductor integrated circuit device having a compact arrangement of SRAM cells · patentgrep

Loading patent…

Abstract

Herein disclosed is a semiconductor integrated circuit device which has a memory array or a memory mat formed of memory cells arranged regularly in a matrix shape. At the end portion or inside of the memory array or memory cell in the region of the device where the patterning of the memory cells is discontinued or interrupted, the shape of an element isolating insulating film, which is formed for regulating the memory cells having pattern interruptions, is made substantially identical to the shape of the element isolating insulating film for regulating the memory cells in the region of the device where the patternings of the memory cells are of an uninterrupted regular form. In the location on the chip front face where the regular patterns associated with the memory area are discontinued, there is formed a dummy pattern having a shape made substantially identical to that of a gate electrode arranged at the end portion of the location where the regular patterns are interrupted.

Claims30

Dependent claims

A semiconductor integrated circuit device comprising:

a memory array having memory cells arranged in a matrix shape;
and
a guard ring enclosing said memory array,
wherein said guard ring has an inner periphery substantially conforming to the shape of a diffusion layer arranged at an end portion of said memory array,
wherein said guard ring has formed thereover a dummy pattern, said dummy pattern having a portion with a plan view shape substantially identical to that of a gate electrode formed over the diffusion layer which is arranged at the end portion of said memory array, and
wherein said dummy pattern and said guard ring are electrically connected with each other.

3 more elements

A semiconductor integrated circuit device comprising:

a semiconductor substrate having a main surface;
a plurality of memory cells of a static random access memory each having first and second transfer MISFETs and first and second driver MISFETs disposed in such a manner that said first and second driver MISFETs are arranged, in a first direction, between said first and second transfer MISFETs, said plurality of memory cells being formed at a first region of said main surface and are arrayed in said first direction and in a second direction, perpendicular to said first direction, and said second direction being in parallel with gate widths of said first and second transfer MISFETs;
element isolating insulating films formed in said semiconductor substrate and regulating the gate widths of said first and second transfer MISFETs, said element isolating insulating films defining active regions where said transfer MISFETs and driver MISFETs are formed;
a first semiconductor region formed in said semiconductor substrate and extending in said first and second directions as a peripheral region surrounding said first region, said first semiconductor region having applied thereto a fixed potential;
and
second semiconductor regions formed in said semiconductor substrate, said second semiconductor regions being formed integrally with said first semiconductor region and being formed between said first semiconductor region and said element isolating insulating films, said second semiconductor regions being arranged between said first semiconductor region and those ones of said plurality of memory cells adjacent to said first semiconductor region in said second direction,
wherein said element isolating insulating films include a first portion and a second portion, said first portion being formed between said second semiconductor region and a channel forming region of the first transfer MISFET of a memory cell adjacent to said second semiconductor region in said second direction, and said second portion being formed between a channel forming region of the second transfer MISFET of said memory cell and a channel forming region of the first transfer MISFET of a memory cell adjacent to said memory cell in said second direction, and
wherein said first and second portions have widths, in said second direction, that are substantially equal.

5 more elements

A semiconductor integrated circuit device comprising:

a semiconductor substrate having a main surface;
a plurality of memory cells of a static random access memory each having first and second transfer MISFETs and first and second driver MISFETs disposed in such a manner that said first and second driver MISFETs are arranged in a first direction between said first and second transfer MISFETs, said plurality of memory cells being formed at a first region of said main surface and are arrayed in said first direction and in a second direction, perpendicular to said first direction, and said first direction is in parallel with gate widths of said first and second driver MISFETs;
element isolating insulating films formed in said semiconductor substrate and regulating the gate widths of said first and second driver MISFETs, said element isolating insulating films defining active regions where said transfer MISFETs and driver MISFETs are formed;
a first semiconductor region formed in said semiconductor substrate and extending in said first and second directions as a peripheral region surrounding said first region, said first semiconductor region having applied thereto a fixed potential;
and
second semiconductor regions formed in said semiconductor substrate, said second semiconductor regions being formed integrally with said first semiconductor region and being formed between said first semiconductor region and said element isolating insulating films, said second semiconductor regions being arranged between said first semiconductor region and said memory cells adjacent to said first semiconductor region in said first direction,
wherein said element isolating insulating films include a first portion and a second portion, said first portion being formed between said second semiconductor region and a channel forming region of the first driver MISFET of a memory cell adjacent to said second semiconductor region in said first direction, and said second portion being formed between a channel forming region of the second driver MISFET of said memory cell and a channel forming region of the first driver MISFET of a memory cell adjacent to said memory cell in said first direction, and
wherein said first and second portions have widths, in said first direction, that are substantially equal.

5 more elements

A semiconductor integrated circuit device comprising:

a semiconductor substrate having a main surface;
a plurality of memory cells of a static random access memory each having first and second transfer MISFETs and first and second driver MISFETs disposed in such a manner that said first and second driver MISFETs are arranged, in a first direction, between said first and second transfer MISFETs, said first and second driver MISFETs each having a gate electrode formed over said main surface, said first driver MISFET having a plan view shape arranged symmetrically with that of said second driver MISFET about a central location of a plan view area associated with each memory cell, and said first transfer MISFET having a plan view shape arranged symmetrically with that of said second transfer MISFET about said central location of the plan view area of each memory cell, said first and second driver MISFETs having gate widths directioned in parallel with each other and in parallel with said first direction, said first and second transfer MISFETs having gate widths directioned in parallel with each other and in parallel with a second direction, perpendicular to said first direction, and said plurality of memory cells being arrayed in said first direction and in said second direction and are formed at a first region of said main surface;
a first semiconductor region formed in said semiconductor substrate and extending in said first and second directions as a peripheral region surrounding said first region, said first semiconductor region having applied thereto a fixed potential;
and
a dummy gate electrode layer extending on said first semiconductor region in said first direction and formed of a same layer as that of gate electrodes of said driver MISFETs,
wherein a first spacing size, in said second direction, is formed between said dummy gate electrode layer and a gate electrode of the first driver MISFET of a memory cell adjacent to said first semiconductor region in said second direction,
wherein a second spacing size, in said second direction, is formed between the gate electrode of the second driver MISFET of said memory cell and the gate electrode of the first driver MISFET of a memory cell adjacent to said memory cell in said second direction, and
wherein said first spacing size is substantially equalized to said second spacing size.

5 more elements

A semiconductor integrated circuit device comprising:

a semiconductor substrate having a main surface;
a plurality of memory cells of a static random access memory each having first and second transfer MISFETs and first and second driver MISFETs disposed in such a manner that said first and second driver MISFETs are arranged, in a first direction, between said first and second transfer MISFETs, said first and second transfer MISFETs having gate electrodes formed over said main surface, said first driver MISFET having a plan view shape arranged symmetrically with that of said second driver MISFET about a central location of a plan view area associated with each memory cell, said first transfer MISFET having a plan view shape arranged symmetrically with that of said second transfer MISFET about said central location of the plan view area of each memory cell, said first and second driver MISFETs having gate widths in parallel with each other and in parallel with said first direction, said first and second transfer MISFETs having gate widths directioned in parallel with each other and in parallel with a second direction, perpendicular to said first direction, and said plurality of memory cells being arrayed in said first direction and in said second direction and being formed at a first region of said main surface;
a first semiconductor region formed in said semiconductor substrate and extending in said first and second directions as a peripheral region surrounding said first region, said first semiconductor region having applied thereto a fixed potential;
and
a dummy gate electrode layer extending over said main surface in said second direction and formed of the same layer as that of gate electrodes of said transfer MISFETs,
wherein a first spacing size, in said first direction, is formed between said dummy gate electrode layer and a gate electrode of the first transfer MISFET of a memory cell adjacent to said first semiconductor region in said first direction,
wherein a second spacing size, in said first direction, is formed between a gate electrode of the second transfer MISFET of said memory cell and a gate electrode of the first transfer MISFET of a memory cell adjacent to said memory cell in said first direction, and
wherein said first spacing size is substantially equal to that of said second spacing size.

5 more elements

A semiconductor integrated circuit device comprising:

a semiconductor substrate having a well region, said well region having a main surface;
a plurality of memory cells of a static random access memory each having first and second transfer MISFETs and first and second driver MISFETs disposed in such a manner that said first and second driver MISFETs are arranged, in a first direction, between said first and second transfer MISFETs, said plurality of memory cells being formed at a first region of said main surface and being arrayed in said first direction and in a second direction, perpendicular to said first direction, and said second direction being in parallel with gate widths of said first and second transfer MISFETs;
element isolating insulating films formed in said semiconductor substrate and regulating the gate widths of said first and second transfer MISFETs, said element isolating insulating films defining active regions where said transfer MISFETs and driver MISFETs are formed;
well connecting regions formed in said well region, said well connecting regions being arranged, in said first direction and, in said second direction, and said well region having applied thereto a fixed potential through said well connecting regions,
wherein said element isolating insulating films include a first portion and a second portion, said first portion being formed between a well connecting region and a channel forming region of the first transfer MISFET of a memory cell adjacent to said well connecting region in said second direction, and said second portion is formed between a channel forming region of the second transfer MISFET of said memory cell and a channel forming region of the first transfer MISFET of a memory cell adjacent to said memory cell in said second direction, and
wherein said first portion and said second portion have widths, in said second direction, that are substantially equal.

3 more elements

Dependencies are inferred from the claim text.

Facts

Application: 07/861,366Filed 31 Mar 1992
Priority: JP 3-0727485 Apr 1991
Granted: 7 Mar 1995
Term ends: Not estimatedThe source records don’t support an estimate.

Classification7 codes

H10B 10/125
Comprising a MOSFET load element: the MOSFET being a thin film transistor [TFT]
H10B 10/12
Static random access memory [SRAM] devices: comprising a MOSFET load element
H10D 89/10
Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00: integrated device layouts
Y10S 257/903
Active solid-state devices, e.g. transistors, solid-state diodes: fET configuration adapted for use as static memory cell

Family

No related US applications are recorded in the indexed filing history.

Timeline

Citations

Open elsewhere