Formation of self-aligned metal gate FETs using a benignant removable gate material during high temperature steps
AssigneeInternational Business Machines Corporation
InventorsLouis L. Hsu, Gangadhara S. Mathad, Rajiv V. Joshi
Life of this patent
Estimating the term…
Abstract
A sub-micron FET is disclosed made by a method using expendable self-aligned gate structure up to and including the step of annealing the source/drain regions. The source/drain regions are formed by ion implantation using the expendable structure (diamond-like-carbon) as a mask. After the expendable structure has performed its further purpose of protecting the gate dielectric from contamination during the annealing cycle, the structure is easily removed by O.sub.2 plasma and replaced by a conventional metal gate material.
Claims3
A process for making partial FET devices comprising:
- providing a semiconductor substrate,
- forming a gate dielectric member on said substrate,
- forming a masking material of diamond-like-carbon on said dielectric member coextensive with said dielectric member, forming source and drain regions in said substrate adjacent said dielectric member by using said masking material as the mask therefor,
- annealing said regions at a predetermined temperature of at least 400.degree. C.,
- said masking material being characterized by being capable of withstanding said predetermined temperature without contaminating and stressing said dielectric member,
- removing said masking material by employing an O.sub.2 /Ar plasma etch.
Dependencies are inferred from the claim text.