Method of fabricating a bipolar transistor having a high ion concentration buried floating collector
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsTakashi Kuroi, Shigeru Kusunoki
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorsTakashi Kuroi, Shigeru Kusunoki
Estimating the term…
A semiconductor device having a reduced leakage current is fabricated in a short time at a low cost with excellent controllability. A buried layer (20) which includes a principal buried layer (21) of high ion concentration containing secondary defects (22) sandwiched between secondary buried layers (3a, 3b) of low ion concentration from upper and lower directions is formed on a semiconductor substrate (1). The secondary defects (22) have stable gettering effects for reducing defects caused during formation of a transistor (200) and contamination by heavy metals. Further, the secondary buried layers (3a, 3b) prevent depletion layers from reaching the secondary defects (22). The semiconductor device can be formed in a short time since no epitaxial growth is employed.
A method of fabricating a semiconductor device, comprising the steps of:
Dependencies are inferred from the claim text.