US 5,373,501 AGranted

Telecommunications switching network including improved port selector and control circuitry

AssigneeC & P of Virginia

InventorKenneth L. Roland

Life of this patent

Estimating the term…

Loading patent…

Abstract

A telecommunications network testing and protocol analyzer arrangement including an improved control and port selecting circuitry which may be provided in the form of a board which plugs into a standard IBM or IBM compatible PC, XT, AT expansion bus (8 bits) and allows for the operate, non-operate control of up to 180 port relays while at the same time providing 8 simultaneous control outputs for other circuit and parameter control functions. All outputs are standard TTL level outputs which may be directly utilized as relay drivers. The selector and control board is controlled by software running under standard PC DOS of MS DOS. The control and selector board may be controlled completely from the computer keyboard as well as from a remote IBM or IBM compatible computer.

Claims25

Dependent claims

In a telecommunications system including multiple links for transmitting data, remotely controllable Microprocessor Controlled Analyzer (MCA) means for analyzing said data, and multiple switch means associated with said links for connecting said links to said MCA means to effect monitoring of data carried by said links, the improvement comprising:

multiple first decoders each having output connections to a group of said switch means,
each said first decoder having multiple input connections fewer in number than said output connections,
a plurality of latches each having multiple input connections arranged for receiving binary coded input data and multiple output connections with one group of said output connections being connected to the input connection of one of said first decoders and another group of output connections connected to the input connection of another of said first decoders,
means for connecting the input connections of said latches to a data bus in said MCA means,
a second decoder connected to an address bus in said MCA means and connected to control said latches in accordance with address data received from said MCA means,
and control latch means connected to said data bus in said MCA means for producing a binary coded control output to control said MCA means.

3 more elements

Dependencies are inferred from the claim text.