# US 5,349,621 A · Method and circuit arrangement for transmitting data blocks through a bus system

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,349,621 A
- Document ID: US5349621A
- Status: Granted
- Kind: A
- Application number: 07/968,384
- Filed: 1992-10-29
- Granted: 1994-09-20
- Earliest claimed: 1991-10-29
- Assignees: Alcatel
- Inventors: Wolfgang Fiesel
- Web page: https://patentgrep.com/patent/US5349621A

## CPC

- H04L 12/40013: {Details regarding a bus controller}
- H04L 12/40: Bus networks
- H04L: TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION (arrangements common to telegraphic and telephonic communication H04M)

## Abstract

In the transmission of variable length data blocks, where data and addresses share the same bus lines, one of the other signals, which are present anyway (chip-select, CS-, read, write), indicates the block length. The first time slot following the setting of this signal is designated for an address (starting address), all subsequent time slots are designated for data, until the signal is reset. In this way, the length of the data block need not be known at the beginning of the transfer.

## Claims

### Claim 1

A method of transferring data blocks over a bus system comprising common lines for providing address and data signals regulated by timing signal pulses, comprising the steps of:
providing a data transfer enable signal for enabling a data block transfer during a selected period of successive timing signal pulses;
receiving a starting memory address on the common lines for storing or retrieving a first data signal to or from the starting memory address in the presence of one of the successive timing signal pulses in the selected period; and
storing or retrieving additional data signals on the common lines at successive memory addresses in the presence of additional ones of the successive timing signal pulses in the selected period, wherein the length of the selected period is indicated by the length of the data transfer enable signal.

### Claim 2 (depends on 1)

A method as claimed in claim 1, wherein the enable signal used to indicate the length of the selected period is a chip-select, read or write signal.

### Claim 3 (depends on 1)

A method as claimed in claim 1, wherein after the enable signal has been provided and the starting address is provided, the remainder of the selected period is reserved for the transfer of the data signals.

### Claim 4 (depends on 1)

A method as claimed in claim 1, further comprising the step of receiving an additional signal indicative of when valid data is actually applied to the common lines for further enabling the data block transfer by enabling the storing or retrieving of the additional data signals on the common lines at the successive memory addresses.

### Claim 5

A circuit arrangement for connection to a bus system comprising common lines (A/D) for addresses and data, for the purpose of transferring data blocks, comprising: a counting and decoding facility (FF1, FF2, FF3, USH, USL, UCS, UZS), wherein the counting and decoding facility is enabled at the beginning of the data block by a signal (CS-) applied to a line (CS-) of the bus system and indicating the length of the data block, then incremented up to final count by a clock signal (T) applied to a clock line (T) of the bus system, and disabled and reset at the end of the data block, and wherein the counting and decoding facility enables the address transfer at the beginning of the data block and the data transfer thereafter.

### Claim 6 (depends on 5)

A circuit arrangement as claimed in claim 5, wherein a settable counter (ZH, ZL) is provided into which a starting address (AH, AL) can be entered from the common lines (A/D) for addresses and data at the beginning of the data block, and wherein said counter is incremented after each transferred data byte (D1, D2, D3) by a count signal (ZS) derived from the clock signal (T).

### Claim 7 (depends on 5)

A circuit arrangement as claimed in claim 5, wherein a buffer circuit is provided which transfers a starting address to the common lines for addresses and data at the beginning of the data block.