# US 5,349,449 A · Image data processing circuit and method of accessing storing means for the processing circuit

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,349,449 A
- Document ID: US5349449A
- Status: Granted
- Kind: A
- Application number: 08/086,906
- Filed: 1993-07-07
- Granted: 1994-09-20
- Earliest claimed: 1992-07-13
- Assignees: Mita Industrial Co., Ltd.
- Inventors: Ikuhiro Omi; Hideo Azumai; Satoshi Iwatsubo
- Web page: https://patentgrep.com/patent/US5349449A

## CPC

- H04N 1/32443: {with asynchronous operation of the image input and output devices connected to the memory}
- H04N 1/00915: {Assigning priority to, or interrupting, a particular operation}
- H04N 1/32358: {using picture signal storage, e.g. at transmitter (H04N1/17 takes precedence)}
- H04N 2201/3294: of several complete lines, e.g. a band of data
- H04N 2201/3297: Simultaneous use of a single memory for different image storage purposes
- H04N: PICTORIAL COMMUNICATION, e.g. TELEVISION

## Abstract

A circuit according to the present invention has an input image processing circuit 11 and an image output processing circuit 12 which are asynchronously operated and a shared memory 18. In addition, it has a memory access signal switching circuit 110. The input image processing circuit 11 and the image output processing circuit 12 access the memory 18 in synchronization with the same memory access synchronous clock SYSCLK, and the access right of the image output processing circuit 12 precedes the access right of the input image processing circuit 11. If one cycle of the processing operation of the input image processing circuit 11 is set longer than the sum of the maximum time period during which the input image processing circuit 11 accesses the memory 18 and the maximum time period during which the image output processing circuit 12 accesses the memory 18, the access to the memory 18 by the input image processing circuit 11 and the access to the memory by the image output processing circuit 12 are not overlapped with each other.

## Claims

### Claim 1

An image data processing circuit comprising:
a first image data processing circuit;
a second image data processing circuit which is operated asynchronously with the first image data processing circuit; and
storing means for storing data which is shared between the first image data processing circuit and the second image data processing circuit, and wherein
the first image data processing circuit and the second image data processing circuit access the storing means in synchronization with the same clock,
an order of priority is so set that access to the storing means by the second image data processing circuit precedes access to the storing means by the first image data processing circuit, and access to the storing means by the first image data processing circuit is interrupted while the second image data processing circuit is accessing the storing means, and
a unit operation time period, S1, required for the first image data processing circuit to process data corresponding to one pixel, a maximum time period, T1, during which the first image data processing circuit can access the storing means in the unit operation time period, S1, a unit operation time period, S2, required for the second image data processing circuit to process data corresponding to one pixel and a maximum time period, T2, during which the second image data processing circuit can access the storing means in the unit operation time period, S2, are set, so as to satisfy the following conditions:
S1.gtoreq.T1+T2, and S1.ltoreq.S2.

### Claim 2 (depends on 1)

The image data processing circuit according to claim 1, further comprising
an access signal switching circuit for selecting a state where the first image data processing circuit can access the storing means by connecting the first image data processing circuit and the storing means or a state where the second image data processing circuit can access the storing means by connecting the second image data processing circuit and the storing means, and wherein
the access signal switching circuit connects the second image data processing circuit and the storing means when the second image data processing circuit requests access to the storing means, while the access signal switching circuit connects the first image data processing circuit and the storing means when the second image data processing circuit does not request access to the storing means.

### Claim 3

A method of accessing a storing means which is shared between two image data processing circuits which are asynchronously operated, comprising the steps of:
determining a common access asynchronous clock in a case where the two image data processing circuits access the storing means;
determining an order of priority for access to the storing means between the two image data processing circuits;
interrupting access to the storing means by a lower-priority image data processing circuit when a higher-priority image data processing circuit requests access to the storing means while the lower-priority image data processing circuit is accessing the storing means to cause the higher-priority image data processing circuit to access the storing means; and
resuming access to the storing means by the lower-priority image data processing circuit after access to the storing means by the higher-priority image data processing circuit is terminated, and wherein
a unit operation time period, S1, required for said lower-priority image data processing circuit to process data corresponding to one pixel, a maximum time period, T1, during which the lower-priority image data processing circuit can access the storing means in the unit operation time period, S1, a unit operation time period, S2, required for the higher-priority image data processing circuit to process data corresponding to one pixel and a maximum time period, T2, during which the higher-priority image data processing circuit can access the storing means in the unit operation time period, S2, are determined, so as to satisfy the following conditions:
S1.gtoreq.T1+T2, and S1.ltoreq.S2.