# US 5,347,486 A · Nonvolatile memory device having self-refresh function

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,347,486 A
- Document ID: US5347486A
- Status: Granted
- Kind: A
- Application number: 08/151,196
- Filed: 1993-11-12
- Granted: 1994-09-13
- Earliest claimed: 1992-11-12
- Assignees: NEC Corporation
- Inventors: Takahiko Urai
- Web page: https://patentgrep.com/patent/US5347486A

## CPC

- G11C 7/1096: {Write circuits, e.g. I/O line write drivers}
- G11C 7/1051: {Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits}
- G11C 7/1078: {Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits}
- G11C 16/10: Programming or data input circuits
- G11C 16/26: Sensing or reading circuits; Data output circuits
- G11C: STATIC STORES (semiconductor memory devices H10B)

## Abstract

In an nonvolatile memory device, a transition circuit is provided between an output of a sense amplifier and an input of a write amplifier. In a write/read mode, data is transited from an input/output buffer via the transition circuit to an input of the write amplifier or from an output of the sense amplifier via the transition circuit to an input/output buffer. In a self-refresh mode, data from the output of the sense amplifier is fed back via the transition circuit to the input of the write amplifier.

## Claims

### Claim 1

A nonvolatile memory device comprising:
a plurality of word lines;
a plurality of bit lines;
a plurality of nonvolatile memory cells, each connected to one of said word lines and one of said bit lines;
a row selecting means, connected to said word lines, for selecting one word line therefrom and driving it;
a write amplifier;
a sense amplifier;
a column selecting means, connected to said bit lines, to an output of said write amplifier, and to an input of said sense amplifier, for selecting one bit line therefrom to connect it to the output of said write amplifier and the input of said sense amplifier;
an input/output buffer; and
a transition circuit, connected to said input/output buffer, to said write amplifier, and to said sense amplifier, for transisting data from said input/output buffer to an input write amplifier in a write mode, transiting data from an output of said sense amplifier to said input/output buffer in a read mode, and transiting data from the output of said sense amplifier to the input of said write amplifier in a self-refresh mode.

### Claim 2 (depends on 1)

A device as set forth in claim 1, further comprising:
means for counting a number of writing operations performed upon said nonvolatile memory cells;
means for determining whether or not the number of writing operations has reached a predetermined value; and
means for putting said nonvolatile memory cells in a self-refresh mode to control said transition circuit, to thereby transit data from the output of said sense amplifier to the input of said write amplifier.

### Claim 3 (depends on 2)

A device as set forth in claim 2, further comprising means for storing the counted number of writing operations,
said counting means counting the writing operations based upon the stored number of writing operations.

### Claim 4 (depends on 1)

A device as set forth in claim 1, further comprising:
means for counting a number of erasing operations performed upon said nonvolatile memory cells;
means for determining whether or not the number of erasing operations has reached a predetermined value; and
means for putting said nonvolatile memory cells in a self-refresh mode to control said transition circuit to thereby transit data from the output of said sense amplifier to the input of said write amplifier.

### Claim 5 (depends on 4)

A device as set forth in claim 4, further comprising means for storing the counted number of erasing operations,
said counting means counting the erasing operations based upon the stored number of erasing operations.

### Claim 6 (depends on 1)

A device as set forth in claim 1, further comprising:
means for resetting said device; and
means for putting said nonvolatile memory cells in a self-refresh mode to control said transition circuit, to thereby transit data from the output of said sense amplifier to the input of said write amplifier.

### Claim 7 (depends on 1)

A device as set forth in claim 1, wherein said nonvolatile memory cells are flash-type EEPROM memory cells where an erasing/writing operation is performed upon a sector of said memory cells connected to one or more of said word lines.