# US 5,345,186 A · Retriggered oscillator for jitter-free phase locked loop frequency synthesis

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,345,186 A
- Document ID: US5345186A
- Status: Granted
- Kind: A
- Application number: 08/005,651
- Filed: 1993-01-19
- Granted: 1994-09-06
- Earliest claimed: 1993-01-19
- Assignees: Credence Systems Corporation
- Inventors: Gary J. Lesmeister
- Web page: https://patentgrep.com/patent/US5345186A

## CPC

- G01R 31/31709: {Jitter measurements; Jitter generators (measuring jitter, noise figure or signal-to-noise ratio per se G01R29/26; analysis of tester signals G01R31/31901)}
- G01R 31/3191: {Calibration}
- H03K 5/135: by the use of time reference signals, e.g. clock signals
- H03K 5/15: Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors (distributing, switching or gating arrangements H03K17/00)
- H03L 7/081: provided with an additional controlled phase shifter {(H03L7/0998 takes precedence)}
- H03L 7/087: using at least two phase detectors or a frequency and phase detector in the loop
- G01R: MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES (indicating correct tuning of resonant circuits H03J3/12)
- H03K: PULSE TECHNIQUE (measuring pulse characteristics G01R; modulating sinusoidal oscillations with pulses H03C; transmission of digital information H04L; discriminator circuits detecting phase difference between two signals by counting or integrating cycles of oscillation H03D3/04; automatic control, starting, synchronisation or stabilisation of generators of electronic oscillations or pulses where the type of generator is irrelevant or unspecified H03L; coding, decoding or code conversion, in general H03M)
- H03L: AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES (generation of oscillations H03B)

## Abstract

An embodiment of the present invention is a retriggered oscillator timebase including a phase lock loop controlled ring for direct retriggering by a reference oscillator. The ring has taps at various successive stages that are output to an on-the-fly selector that can add any ten-bit value to a current-tap selection to enable a next-tap selection. Such on-the-fly addition can increase the period of a signal each cycle and thereby divide the reference frequency. Ring outputs are also used to drive two other retriggered rings for a plurality of NANO timing generators. The use of two rings allows retriggering of one of the rings before the other has completed a whole one-shot cycle. An on-the-fly selector subtracts a value from a present "NANO" select to a next "NANO" select to convert back the timebase to the fixed reference frequency for phase and frequency comparison. The subtraction acts as a frequency multiplication whose output "t.sub.0fx " is equal to the reference frequency.

## Claims

### Claim 1

A frequency synthesis timebase, comprising:
a ring oscillator for generating a first frequency signal and including a plurality of consecutive stages and a plurality of corresponding output taps each tap for providing a phase shift from each succeeding tap;
a reference oscillator for generating a second frequency signal;
gating means inserted between a pair of said consecutive stages in the ring oscillator for periodically retriggering the ring oscillator in response to said second frequency signal; and
phase lock loop (PLL) means for inputting and synchronizing said first frequency signal and said second frequency signal by controlling the resonant frequency of the ring oscillator.

### Claim 2 (depends on 1)

The timebase of claim 1, further comprising:
an on-the-fly selector for switching among said plurality of output taps to generate an output frequency according to an order that said output taps are selected.

### Claim 3 (depends on 1)

The timebase of claim 1, wherein:
the ring oscillator comprises stages with inverters connected in series; and
the gating means comprises a p-gate transistor and an n-gate transistor in series between a power supply controlled by the phase lock loop means and said p-gate is connected to an output of a last inverter stage in said plurality of consecutive stages and said n-gate is connected to an output of the reference oscillator wherein the ring oscillator is retriggered each period of said second frequency signal.

### Claim 4 (depends on 1)

The timebase of claim 1, further comprising:
timing path means for delaying an arrival of said second frequency signal to the PLL means wherein the phase of said first frequency signal is offset from said second frequency signal to compensate for a plurality of processing delays acting on said first frequency signal in a transmission to a device-under-test (DUT).

### Claim 5 (depends on 1)

The timebase of claim 1, further comprising: ring symmetry means for adjusting the duty cycle of said first frequency signal to be substantially equal to fifty percent by the insertion of a variable timing path between the ring oscillator and the PLL means.

### Claim 6

A frequency synthesis timebase, comprising:
a ring oscillator for generating a first frequency signal and including a plurality of consecutive inverter stages and a plurality of corresponding output taps each tap for providing a phase shift from each succeeding tap;
a reference oscillator input for accepting a second frequency signal external to the timebase;
gating means inserted between a pair of said consecutive stages in the ring oscillator for periodically retriggering the ring oscillator in response to said second frequency signal;
phase lock loop (PLL) means for inputting and synchronizing said first frequency signal and said second frequency signal by controlling the resonant frequency of the ring oscillator;
an on-the-fly selector for switching among said plurality of output taps to generate a synthesized output frequency according to what order said output taps are selected;
timing path means for delaying an arrival of said second frequency sign al to the PLL means wherein the phase of said first frequency signal may be offset from said second frequency signal to compensate for a plurality of processing delays acting on said first frequency signal in a transmission to a device-under-test (DUT); and
ring symmetry means for adjusting the duty cycle of said first frequency signal to be substantially equal to 50% by the insertion of a variable timing path between the ring oscillator and the PLL means.

### Claim 7

A retriggered oscillator timebase, comprising:
a phase lock loop controlled first ring for direct retriggering by a reference oscillator outputting a fixed reference frequency and including a plurality of taps at a plurality of successive ring stages;
a first on-the-fly selector for adding a ten-bit value to a current-tap selection to enable a next-tap selection wherein such on-the-fly addition can increase the period of a signal each cycle and thereby divide the reference frequency;
a pair of second and third retriggered rings for driving a pair of NANO timing edge generators (TEGs) including one for a "present" select and one for a "next" select wherein the pair of rings permits retriggering of one of the rings before the other may complete a whole one-shot cycle; and
a second on-the-fly selector for subtracting a value from a present "NANO" select to a next "NANO" select to convert back a timebase to said fixed reference frequency for phase and frequency comparison wherein said subtraction functions as a frequency multiplication with a frequency signal output "t.sub.0fx " that is substantially equal to said fixed reference frequency.