# US 5,344,523 A · Overpressure-protected, polysilicon, capacitive differential pressure sensor and method of making the same

> Agents: this data is available as JSON from the patentgrep API and MCP server — see https://patentgrep.com/llms.txt

- Number: US 5,344,523 A
- Document ID: US5344523A
- Status: Granted
- Kind: A
- Application number: 08/150,837
- Filed: 1993-11-12
- Granted: 1994-09-06
- Earliest claimed: 1992-05-12
- Assignees: The Foxboro Comany
- Inventors: Clifford D. Fung; Kevin H. L. Chau
- Web page: https://patentgrep.com/patent/US5344523A

## CPC

- G01L 9/0073: {using a semiconductive diaphragm}
- Y10S 438/928: Front and rear surface processing
- Y10S 438/977: Thinning or removal of substrate
- Y10T 29/43: Electric condenser making
- G01L: MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE (weighing G01G)
- Y10S: TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10T: TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION

## Abstract

A capacitive differential pressure sensing device with pressure overrange protection and a method of making the same are described. The device employs a doped polysilicon diaphragm overlying a cavity in a doped single crystal silicon wafer having a port extending into the cavity from the opposite side. The cavity floor serves as an overrange protector.

## Claims

### Claim 1

A method for manufacturing a capacitive differential pressure sensing device comprising the steps of,
forming a cavity in the top surface of a single crystal silicon wafer to a prescribed depth with a floor of generally predetermined area at said prescribed depth, said floor lying parallel to said upper surface,
filling said cavity with a sacrificial spacer material so that the upper surface of the filled cavity forms a smooth continuous surface with the upper surface of said wafer,
depositing on said wafer top surface a layer of polysilicon extending over the filled cavity,
selectively doping a portion of the polysilicon layer overlaying the filled cavity to form a conductive p+ region,
anisotropically etching in the bottom surface of said wafer, parallel to said top surface, an opening creating an open passage to the floor of said filled cavity, the opening in the floor of said cavity being located away from the center of said floor, and
removing said spacer material in said cavity through said passage.

### Claim 2 (depends on 1)

A method in accordance with claim 1 wherein said spacer material is silicon dioxide.

### Claim 3 (depends on 1)

A method in accordance with claim 1 wherein a thin layer of dielectric material is coated on said wafer top surface prior to depositing said layer of polysilicon.

### Claim 4 (depends on 1)

A method in accordance with claim 1 wherein said selective doping of the polysilicon layer is done by ion beam implantation.

### Claim 5 (depends on 1)

A method in accordance with claim 1 wherein said passage and said cavity are passivated with an oxide material after said sacrificial spacer material has been removed.

### Claim 6 (depends on 1)

A method in accordance with claim 1 wherein a second area of said polysilicon layer, separate from said first area is doped to an electrically conductive state to provide for an electrical contact to said wafer.